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NOMENCLATURE
αpnp Current gain of the pnp-transistor
C DC-link capacitance
CCE IGBT’s internal collector-emitter capacitance
CGC IGBT’s internal gate-collector capacitance
CGE IGBT’s internal gate-emitter capacitance
cS Control signal for the controlled DC-DC converter
D Diode symbol in equivalent circuits
DC Duty cycle
dCm Acquired value to estimate the collector current from the current estimation
methods
di/dt Current change ratio
dv/dt Voltage change ratio
Esw Switching losses
ER Current estimation error, for the current estimation methods
E Electric ﬁeld strength
f c Cut-off frequency
f sw Switching frequency
gfs Forward transconductance
iC Collector current (time dependent)
IC Collector current
ÎC,cal Maximal collector current for the calibration of the current estimation methods
iCG Collector-gate current of the IGBT (time dependent)
iCm Estimated current from the current estimation methods
ICN Nominal collector current
iC,RC RC-IGBT current when it acts as an IGBT (time dependent)
IC,sat Saturation current of IGBT
IC,SCI Peak collector current during a short circuit type I
IC,SCII Peak collector current during a short circuit type II
iD Diode current (time dependent)
iD,RC RC-IGBT current when it acts as a diode (time dependent)
ID,RC RC-IGBT current when it acts as a diode
iG Gate current of the IGBT (time dependent)
iL Load current (time dependent)
IL Load current
iRRM Diode reverse recovery current (time dependent)
iRR,D,RC Reverse recovery current of the RC-IGBT in the diode mode (time dependent)
IRR,D,RC Peak reverse recovery current of the RC-IGBT in the diode mode
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i int,i Output signal of the current estimation method by integration
iS Current through the switch device (time dependent)
iS,RC Current through of the RC-IGBT (time dependent)
κ Channel conductivity
kSC1 Counter used for the detection of a SCI in the FSCP scheme
kSC2 Counter used for the detection of a SCII in the FSCP scheme
Lbond Internal stray inductance of the connection between auxiliary and power emitter in a
semiconductor device module
LLoad Load inductor
Lσ Stray inductance
ma Modulation index
n Electron density
p Hole density
PCON Conduction power losses
ϕ Phase angle between the fundamental components of voltage and current
POFF Turn-off power losses
PON Turn-on power losses
RB Base resistance of a BJT
rSC1 Reference limit value used for the detection of a SCI in the FSCP scheme
rSC2 Reference limit value used for the detection of a SCII in the FSCP scheme
RD Drift resistance in the IGBT chip structure
RG External gate resistance
RG,int Internal gate resistance of the semiconductor device
RG,OFF,D Gate turn-off resistance of the RC-IGBT in the diode mode
RG,OFF Gate turn-off resistance
RG,ON Gate turn-on resistance
RG,tot Total gate resistance (RG,int + RG)
RW Lateral p-well resistance in the IGBT chip structure
s Digital command signal of the semiconductor device
SCIs Digital signal that shows if a SCI has been produced (used for the FSCP scheme)
SCIIs Digital signal that shows if a SCII has been produced (used for the FSCP scheme)
T Semiconductor device symbol in the equivalent circuits
t Time
td Delay time
td,opt Optimal delay time
tGC,RC Instant time of the MOS-channel closing (VGE,RC < VGE,th,RC)
T j Junction temperature
T jmax Maximum junction temperature
tmeas,i-off Period of time that vmeas,i-off signal is high (used to estimate the current)
tmeas,i-on Period of time that vmeas,i-on signal is high (used to estimate the current)
tPT Length of the PT pulse
tzc Time instant of the RC-IGBT zero crossing current
vbond Voltage across the internal stray inductance Lbond (time dependent)
V BR Breakdown voltage
vCC DC-link voltage (time dependent)
V CC DC-link voltage
vCE Collector-emitter voltage (time dependent)
V CE Nominal collector-emitter voltage
V CEm,sat Measured voltage of the collector-emitter saturation voltage of the RC-IGBT
vCE,RC RC-IGBT collector-emitter voltage (time dependent)
V CE,sat Collector-emitter saturation voltage
vcmp,sat Signal used to determine the state of the RC-IGBT (IGBT or diode)
vD Diode’s anode-cathode voltage (time dependent)
VD Diode’s anode-cathode voltage
v f Diode’s forward voltage (time dependent)
V f Diode’s forward voltage
vGE Gate-emitter voltage (time dependent)
4
VGEoff Gate-emitter turn-off voltage
VGEon Gate-emitter turn-on voltage
vGE,RC Gate-emitter voltage of the RC-IGBT (time dependent)
vmeas,i-off Output signal of the current estimation method by comparison during the turn-off
transient
vmeas,i-on Output signal of the current estimation method by comparison during the turn-on
transient
Vm Miller effect voltage
V n GDU negative power supply voltage
V p GDU postive power supply voltage
V ref Reference voltage
V ref-off Reference voltage for the current estimation method by comparison during the
turn-off transient
V ref-on Reference voltage for the current estimation method by comparison during the
turn-on transient
VGE,th Gate-emitter threshold voltage
VGE,th,RC Gate-emitter threshold voltage of the RC-IGBT
wB Width of the drift layer, middle region in a semiconductor device
WOFF Turn-off energy losses of the semiconductor device
WOFF,D Turn-on energy losses of a Diode
WOFF,D,RC Turn-off energy losses of the RC-IGBT operated in the diode mode
WON Turn-on energy losses of the semiconductor device
W TOT Total energy switching losses W TOT = WON + WOFF + WOFF,D
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ACRONYMS
2L-VSC two level voltage-source converter
ADC analog-to-digital converter
BIGT bi-mode insulated-gate transistor
BJT bipolar junction transistor
cat 5e twisted pair cable category 5 enhanced
CEC current estimation by comparison
CEI current estimation by integration
CS current source
DAC digital-to-analog converter
DTC direct torque control
DUT device under test
EMI electromagnetic interference
FPGA ﬁeld-programmable gate array
FSCP fast short circuit protection method
GDU gate drive unit
GTO gate turn-off thyristor
I2t-value Ampere squared seconds
IC integrated circuit
IGBT insulated-gate bipolar transistor
IGBT4 fourth generation IGBT
IGCT integrated-gate commutated thyristor
LV low voltage
MOSFET metal-oxide-semiconductor ﬁeld-effect transistor
MV medium voltage
NPT-IGBT non-punch-through IGBT
NTC negative temperature coefﬁcient
PCB printed circuit board
PP press-pack
PT pre-trigger
PTC positive temperature coefﬁcient
PT-IGBT punch-through IGBT
PWM pulse width modulation
RBSOA reverse bias safe operation area
RC-IGBT reverse conducting IGBT
RRSOA reverse recovery safe operation area
SCI short circuit type 1
SCII short circuit type 2
SCSOA short circuit safe operation area
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Si silicon
SiO2 silicon dioxide
SLR switching loss reduction scheme
SOA safe operation area
SPT-IGBT soft punch through IGBT
VS voltage source
VSC voltage-source converter
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1 INTRODUCTION
Power electronics systems and power converters have been an indispensable element in the
development of e.g. mining, marine and energy generation branches. Nowadays, they cover
industrial applications such as fans, pumps, compressors in the mining, chemical, oil and gas
industry, among others. These systems convert, regulate and optimize the use of electric power
with high efﬁciency and reliability. Power semiconductor devices are an essential component of
converters inﬂuencing their power range, efﬁciency, volume and cost. Presently, the insulated-
gate bipolar transistor (IGBT) is one of the most used semiconductor devices in medium voltage
(MV) converters, due to its low conduction losses, controllable turn-on and turn-off transients and
its capability to endure short circuits for a certain period of time.
An IGBT is driven by an electronic circuit called a gate drive unit (GDU) or gate unit, which provides
an interface between the upper or central control unit and the semiconductor device. Presently,
GDU does not only trigger the IGBT to switch on or off, but also protects it against short circuits
and over-voltages. Thus, a high reliability and availability of the power converter system can be
achieved. More advanced GDUs, also called intelligent GDUs, can regulate the collector current
and/or the collector-emitter voltage during the turn-on and turn-off transient of the IGBT and thus
the switching behaviour can be improved. The disadvantages of these intelligent GDUs are their
expensive electronic realization, such as: incorporation of a micro controller or FPGA, measure-
ment of the collector current trough Rogowski or Hall sensors, fast analog-to-digital converters,
etc.
The work presented in this doctoral thesis is focused on the concept development of novel GDU
schemes for different tasks. Although the main focus of this work are 1200V and 1700V IGBTs,
the concepts, principles and results can be transferred also to other IGBT voltage classes. Ex-
emplarily two novel schemes are introduced to estimate the collector current through the IGBT.
These schemes are based on the measurement of the voltage across the internal stray induc-
tance of the IGBT module. Furthermore, a concept was derived to balance the on-state collector
currents of parallel-connected IGBTs, where the gate-emitter voltage is actively modiﬁed, accord-
ing to the estimated value of the collector currents.
Continuing, a new scheme for fast short circuit protection is proposed that combines a fast short
circuit detection and a safe turn-off procedure. The improvements of IGBT turn-on and turn-off
transients by improved gate unit switching proﬁle as well as the conduction of IGBTs as increased
gate-emitter voltages will be considered.
Moreover, the switching behaviour of a new IGBT structure named as reverse conducting IGBT
(RC-IGBT) is investigated. This device integrates an IGBT and an anti-parallel diode into one single
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chip. Therefore, RC-IGBTs can operate as an IGBT or as a diode, providing high power density
and advantages regarding thermal cycling.
The proposed concepts have been experimentally tested with IGBT modules and implemented
with a simple and inexpensive electronic circuitry, which is an important feature for possible
industrial implementations. During the course of this work, two papers were presented [1,2] and
three patent applications were ﬁled [3–5].
This thesis begins with an overview of IGBTs and conventional GDU schemes, considering typ-
ical protection schemes against short circuits and over-voltages. In chapter three, new current
estimation methods are described. The fourth chapter presents the investigation of RC-IGBTs.
The static balancing of IGBTs connected in parallel, fast short circuit protection schemes, and the
operation of IGBTs with a higher gate-emitter voltage are presented in the ﬁfth chapter. Finally,
the chapter six presents the conclusions of this work.
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2 STRUCTURE, FUNCTION AND
APPLICATIONS OF IGBTS
An ideal switching device should have low (ideally zero) conduction and switching losses. Be-
sides, it should have a high power density and controllable turn-on and turn-off transients. Since
the discovery of the pn junction, different power semiconductors have been developed seeking
to approach the characteristics of an ideal switch.
Traditional power switching devices are based on transistor and thyristor structures. The thyristor
is the best option in applications where the control of device turn-off is not needed. When the
point in time of a turn-off transient of the device must be adjusted, semiconductor devices such
as the gate turn-off thyristor (GTO) or the integrated-gate commutated thyristor (IGCT) can be
used. These devices offer a high power density. However, they require a high gate drive power to
be triggered. Besides, the switching transient can not be controlled. Therefore a clamping circuit
and a snubber must be included to limit the rate of change of the current and voltage, di/dt and
dv/dt [6–8].
Semiconductor structures based on transistors can be either unipolar or bipolar, depending on
the charge carrier type (holes or electrons, or a combination of both). Bipolar junction transistors
(BJTs) are used for low voltage (LV) applications. Unfortunately, BJTs have low current ampliﬁca-
tion, low blocking capability and require a constant base current during conduction [6,7].
To overcome the BJT’s problems, a semiconductor device called metal-oxide-semiconductor ﬁeld-
effect transistor (MOSFET) was developed. This device features high current capability, fast turn-
on and turn-off transients, low switching losses and a high input impedance, which leads to a low
driving power. However, high voltage MOSFETs (>600V) present high conduction losses at high
current densities, due to its unipolar structure.
During the continuous development towards the ideal power switching device, new semiconduc-
tor devices called insulated-gate bipolar transistors (IGBTs) [9] were developed and introduced
in the market at the beginning of the 1980s [10]. These devices overcome the disadvantages
previously mentioned by combining the characteristics of BJTs and MOSFETs.
Nowadays, IGBTs dominate the device market between 1200V and 3300V. Over 3300V, the
IGBT and the IGCT share the market [7]. Nevertheless, the constant improvements of IGBTs
make these devices more and more attractive in high power applications. This chapter gives an
overview of these type of devices. Moreover, the basic circuits to trigger and protect them are
presented.
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Currently, modiﬁed IGBT structures named reverse conducting IGBTs (RC-IGBTs) are being de-
veloped. These devices have a high power density and advantages in thermal cycling [11], due to
the inclusion of a diode in the IGBT die [6,12]. This topic is discussed in Chapter 4.
2.1 STRUCTURE AND OPERATION OF THE IGBT
The basic IGBT structure is similar to that of a vertical power MOSFET. The difference between
these two devices, as shown in Fig. 2.1, is that the n-doped layer in the drain region of the
MOSFET is replaced by a p+ layer in the IGBT. This IGBT chip structure, known as non-punch-
through IGBT (NPT-IGBT), was the ﬁrst one to be developed [6, 7, 9]. The main terminal at the
bottom p+ layer is named collector terminal and at the top the n+ layer is referred to as emitter.
The gate terminal is isolated from the body by a silicon dioxide (SiO2) layer. Details of IGBT and
MOSFET structures are presented in [6–9].
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Figure 2.1: Chip structure and symbol [6–8]. (a) IGBT (NPT chip structure), and (b) N-channel
MOSFET (vertical chip structure).
An equivalent circuit of the IGBT is presented in Fig. 2.2, where RG,int is the internal gate resis-
tance, RD is the drift resistance, RW is the lateral p-well resistance, CGE is the internal gate-emitter
capacitance, CGC is the internal gate-collector capacitance and CCE is the internal collector-emitter
capacitance [10]. The drain of the MOSFET T3 is connected to the base of the pnp-transistor T1
through RD. The parasitic npn-transistor T2 together with T1 form a parasitic thyristor. Under
certain conditions, e.g. very high current, T2 can be turned on. As a result, the parasitic thyristor
latches up and the collector current iC increases uncontrollably, leading to the destruction of the
IGBT.
The principle of operation of the IGBT is explained on the basis of Fig. 2.3. A positive collector-
emitter voltage (vCE > 0V) and a gate-emitter voltage larger than the threshold voltage (vGE >
VGE,th) are applied. As a consequence, a MOS channel is formed between n+ and n- layer rep-
resented by T3 and electrons ﬂow from the emitter into the n- region, which is the base of the
pnp-transitor T1. The pn junction of the collector side is forward biased and holes are injected
into the n- region. Thus, its resistance is reduced and the carrier density as well as the current
are increased [6,13].
If vGE is lower than the threshold voltage (vGE < VGE,th), the MOS channel is suppressed and the
collector pn junction of T1 is reverse biased. The excess holes are absorbed by recombination,
which generate the tail current, a typical feature of bipolar devices.
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Figure 2.2: IGBT representation [6,7,10]. (a) Chip structure, and (b) equivalent circuit.
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Figure 2.3: Representation of the carrier ﬂow in an IGBT [6,7,10].
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Figure 2.4: Representation of an
NPT-IGBT chip structure [6,14,15].
The NPT-IGBT structure features a triangular electric
ﬁeld shape, as presented in Fig. 2.4. This chip struc-
ture improves the robustness against latch-up and it
also can withstand short circuit, due to the wider base
wB and lower gain of the pnp-transistor [14]. More-
over, this structure provides a positive temperature coef-
ﬁcient (PTC), which is favourable for parallel connection
of IGBTs.
NPT-IGBTs are produced with an ion implantation tech-
nology [6, 15]. This process allows an accurate adjust-
ment of the emitter efﬁciency.
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Figure 2.5: Representation of a
PT-IGBT chip structure [6,15].
An alternative to NPT-IGBT is the punch-through IGBT
(PT-IGBT) structure. Its cross section is presented in
Fig. 2.5. An n+ buffer layer is incorporated between the
n- and the p+ layer. The addition of an n+ buffer causes
an electric ﬁeld with a trapezoidal shape; therefore, for
a given blocking voltage, the PT-IGBT base width wB is
thinner than the base width of an NPT-IGBT structure.
The n+ buffer improves the turn-off speed by reducing
the minority carrier injection. Besides, the latch-up char-
acteristic is also improved by reducing the parasitic npn-
transistor gain.
PT-IGBTs are produced with an epitaxy process [6],
where the n+ buffer and the n- layer are grown on a p+
substrate.
Recently, new chip structures have been developed, such as Soft Punch Through (SPT-IGBT) and
Trench-IGBT, in order to increase power density and ruggedness. These structures have been
thoroughly described in the literature [6,7,10,16,17].
2.2 STATIC CURRENT-VOLTAGE CHARACTERISTIC
An IGBT output characteristic is presented in Fig. 2.6, where four different operation regions are
identiﬁed (see e.g. [10]). Moreover, the ﬁgure shows the transfer characteristic iC = f (vGE) of the
IGBT.
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Figure 2.6: Representative curves of an IGBT [10]. (a) Output characteristics, and (b) transfer
characteristic.
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Reverse blocking characteristic: The reverse blocking characteristic of the IGBT is determined
by the IGBT collector pn junction. The reverse current is close to zero, but increases rapidly when
the collector-emitter voltage vCE is close to the breakdown voltage of the collector pn junction.
In most applications the IGBT is connected with an anti-parallel diode, in order to allow current in
the reverse direction. In these cases, the IGBT never blocks a large negative voltage. Therefore,
a large reverse blocking capability is not needed [7]. However, for certain special applications
reverse blocking IGBTs have been introduced on the market (e.g. [18–20]).
Saturation region: In this region, the IGBT is in the on-state, which is reached when the collec-
tor current is determined by the outer circuit. The MOS channel allows the injection of electrons
into the n- layer. The collector-emitter voltage is saturated (vCE≈ V CE,sat), since the n- layer is
ﬂooded with bipolar charge carriers. In most modern IGBTs, the collector-emitter saturation volt-
age V CE,sat rises with the temperature, which is favourable for a parallel connection.
Active region: In this region, the collector current iC is controlled by the gate-emitter voltage
vGE as:
IC,sat =
1
1− αpnp ·
κ
2
(vGE − VGE,th)2, (2.1)
where VGE,th is the gate-emitter threshold voltage; κ is the channel conductivity and αpnp is the
pnp-transistor’s current gain, which is generally less than 1 (0.2 to 0.3) [6].
The forward transconductance gfs deﬁned as:
gfs =
ΔiC
ΔvGE
. (2.2)
The forward transconductance increases in proportion to the collector current iC and the collector-
emitter voltage vCE, and decreases as the IGBT temperature increases [10].
Forward blocking characteristic: In this region the gate-emitter voltage vGE is lower than the
threshold voltage VGE,th. For a vCE below the nominal voltage, the collector current is close
to zero. When vCE is close to the breakdown voltage the current increases rapidly with rising
voltage. The leakage current is heavily dependent on the junction temperature T j.
2.3 SWITCHING BEHAVIOUR
The switching behaviour of an IGBT is analysed using a buck converter as a test circuit, which is
shown in Fig. 2.7. A detailed explanation of the switching process can be found in [6,7,9,14,21,
22].
2.3.1 Turn-on process
A typical turn-on transient is presented in Fig. 2.8, where the collector current, the collector-
emitter voltage and the gate-emitter voltage are shown (e.g. [7]). Additionally, the ﬁgure shows
an output characteristic, where the turn-on processes is depicted (dotted line). It is assumed as
an initial condition that the load current iL is circulating through the load LL and the free-wheeling
diode D (iD = iL). At t0 the switch sW changes from the position 1 to 2, initiating the turn-on
process of the IGBT.
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Figure 2.7: Test circuit to analyse the switching behaviour of the IGBT.
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Figure 2.8: Turn-on transient process of an IGBT (e.g. [7]). (a) Collector current iC, collector-emitter
voltage vCE and gate-emitter voltage vGE, and (b) output characteristic.
Phase 1 (t0 − t1): The gate-emitter voltage vGE increases from VGEoff to the threshold voltage
VGE,th. The MOS channel has not been formed yet. Therefore, no electrons are injected into the
n-region. The IGBT remains inactive. The gate-emitter voltage vGE charges CGE and CGC through
the total gate resistance RG,tot = RG + RG,int. Thus, vGE increases with a time constant deﬁned
by:
τ1 = RG,tot · (CGE + CGC(vCE)). (2.3)
The IGBT’s internal gate-collector capacitance (CGC) value depends on the collector-emitter volt-
age vCE. CGC is reduced when vCE increases and vice versa (CGC ∼ 1/vCE).
Phase 2 (t1 − t3): The voltage vGE has exceeded the threshold voltage VGE,th. Therefore, the
MOS channel is created and the collector current iC starts to increase according to (2.2).
The collector voltage drops due to the induced voltage across the stray inductance Lσ:
vCE = VCC − Lσ diCdt . (2.4)
After t2, the load current iL has been completely transferred from the free-wheeling diode D to
the IGBT. Between t2 and t3 a reverse current ﬂows through the diode.
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Phase 3 (t3 − t4): The free-wheeling diode D is able to block voltage after t3. Between t3 and
t4 the gate-emitter voltage vGE remains basically at a constant voltage Vm known as the Miller
voltage. The entire gate current iG discharges the IGBT’s internal gate-collector capacitance CGC.
As a consequence, vCE decreases and the value of CGC increases simultaneously.
Phase 4 (t4 − t5): At t4, vCE has dropped to the level where the IGBT changes from the active to
the saturation region. The voltage vGE increases with a time constant given by (2.3). The turn-on
transient is completed when vGE reaches VGEon.
2.3.2 Turn-off process
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Figure 2.9: Turn-off transient of an IGBT (see
e.g. [6,7,16]).
A typical turn-off transient is presented in
Fig. 2.9, where the collector current, the
collector-emitter voltage and the gate-emitter
voltage are shown (e.g. [6, 7, 16]). At the be-
ginning iL ﬂows through the load LL and the
IGBT (iC = iL). At t0, the switch sW changes
from the position 2 to 1, initiating the turn-off
process of the IGBT.
Phase 1 (t0 − t1): The gate-emitter voltage
vGE decreases from VGEon to the Miller voltage
Vm. The gate-emitter voltage vGE is reduced
with a time constant given by (2.3). During
this phase there is basically no variation of vCE
and iC.
Phase 2 (t1 − t2): vGE reaches and remains at the constant voltage Vm. The collector-emitter
voltage vCE begins to increase. The value of CGC decreases corresponding with the rise of vCE.
During this phase, the IGBT changes from the saturation to the active region. This phase is
completed when vCE reaches the DC-link voltage VCC.
Phase 3 (t2 − t3): The collector current iC decreases according to (2.2) and vGE decreases with a
time constant given by (2.3). A negative diC/dt induces a negative voltage in the stray inductance
Lσ. As a result a voltage overshoot occurs in the voltage vCE according to (2.4). This phase is
completed when voltage vGE reaches the threshold voltage VGE,th.
Phase 4 (t3 − t4): The IGBT’s MOS channel is closed and the remaining holes in the n-region are
removed by recombination. The tail current is a typical behaviour of a BJT and it has an important
contribution to the turn-off losses.
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2.4 SHORT CIRCUIT BEHAVIOUR
One of the main features of the IGBT is the capability to withstand a short circuit for a certain
period of time. The basic short circuit behaviour of IGBTs is described in the literature e.g. [6, 7,
16, 22, 23]. During a short circuit, the rise of the collector current is limited by the gate-emitter
voltage of an IGBT according to (2.1). Short circuits can be classiﬁed in two basic types:
• Short circuit type I (SCI): the IGBT is turned-on during an existing short circuit in the output
circuit (e.g. load), and
• Short circuit type II (SCII): a short circuit occurs during the on-state of the IGBT [22].
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Figure 2.10: Example of a short circuit type I
in an IGBT [7,16,22,23].
An example of the SCI is shown in Fig. 2.10. At
t0, the IGBT is turned on and the collector current
increases rapidly, which induces a voltage across
the stray inductance Lσ, seen in the vCE voltage
drop between t0 and t1. At t1, the collector cur-
rent reaches its saturation value IC,SCI given by
vGE according to (2.1). The IGBT is operated in
the active region with a high current, and there-
fore the IGBT heats up rapidly. The temperature
negatively affects the channel mobility. Hence,
the short circuit collector current decays slowly
over the time. The GDU detects the short circuit
condition and at instant t2 the IGBT is turned off by reducing vGE until vGE = VG,off. The high diC/dt
causes an over-voltage across vCE. At t3, the IGBT is turned off.
If the IGBT is not turned off within the speciﬁed short circuit withstand time (usually 10 μs), the
IGBT chip and/or the bond wires can melt due to the high power dissipation. In addition, the short
circuit collector current can increase uncontrollably due to the latch-up of the parasitic thyristor
which leads to the destruction of the semiconductor [7].
In case of SCII the IGBT carries the load current when the short circuit occurs. The collector
current iC increases rapidly with a diC/dt = VCC/Lσ. At a certain current level, the IGBT goes from
the saturation to the active region. The voltage vCE increases quickly and the dvCE/dt inﬂuences
the charge of CGC with the current iCG which will partly ﬂow into the capacitance CGE. The voltage
vGE increases, leading to a rise in iC. The GDU should clamp the gate-emitter voltage, detect and
turn off the short circuit current. A possible scheme of the short circuit detection and turn-off
commands are discussed in Section 2.6.2.
2.5 PACKAGING OF HIGH-POWER IGBTS
The selection of the package type depends on the power range of the device. In the LV range,
packages such as TO-series or SOT-series are generally used. In MV devices, press-pack (PP) and
module housings are commonly applied.
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2.5.1 Press-pack IGBTs
Fig. 2.11 shows a classic PP housing cross-section and a photo of a device. Traditionally, as
for diodes and thyristors, the semiconductor wafer is mounted between two metal discs. The
electrical and thermal contacts are established by applying pressure to the PP [24]. IGBT chips, on
the other hand, are produced in small size (< 300mm2), and therefore require several IGBT chips
connected in parallel to achieve the desired current rating [6]. Ideally, all of the IGBT chips within
the PP should be subjected to the same pressure in order to have an even current distribution
through the whole device, which is a difﬁcult task. One solution to this was proposed by IXYS UK
Westcode, where each chip is mounted in a cell structure, as shown in Fig. 2.12 [25].
The PP IGBTs have advantages over module technology such as compact design, double-sided
cooling and the lack of bond wires for the interconnection of the semiconductor dies. However,
there is no separation between the current and heat ﬂow paths. Besides, a high effort in the
mounting assembly is needed, in order to keep a deﬁned uni-axial mounting pressure.
Lately, the company ABB introduced the StakPak IGBT PP module [26] (see Fig. 2.13), where
each chip is connected to the terminal by means of an individual spring, which allows to transfer
the excess force to the housing wall.
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Figure 2.11: Press-pack housing cross-section (diodes, thyristors) and photograph [6].


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Figure 2.12: Internal construction of a PP IGBT [25].
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F1
F2 > F1 F3 > F2
spring
F = C.    X
Figure 2.13: Internal structure and picture of a StakPak IGBT [26].
2.5.2 IGBT modules
Module housing was introduced by Semikron in 1975 [6]. It is characterized by separate current
and heat ﬂow paths. The internal insulation with good heat dissipation capability ensures an elec-
trical isolation of the metal base plate from the power circuit. This isolation allows the connection
of several IGBT modules working at different potentials to a common cooling plate [6,10].
the cross-section of an IGBT module is presented in Fig. 2.14, where the top side of the IGBT
chip is connected via aluminium bond wires to the copper surface. Robust load current terminals
are soldered to the load current tracks of the ceramic substrate. Typical materials and thicknesses
used in the construction of the IGBT modules are presented in Table 2.1.
Nowadays, a large variety of IGBT module housings can be found on the market. The type of
module housing depends on the power of the device. Fig. 2.15 shows example of IGBT module
housings from Inﬁneon. A complete overview of the different modules can be found in [27].
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Figure 2.14: Cross-section of an IGBT module [6].
Table 2.1: Material and layer thickness of IGBT modules [6]
Material, thicknesses (mm)
Layer Standard module High-power module
Solder 0.05 0.05
Copper 0.3 0.3
Ceramic [Al2O3] 0.381 - 0.635 [AIN] 0.635 - 1
Copper 0.3 0.3
Solder 0.1 0.1
Base plate [Cu] 3 [Cu], [AlSiC] 5
Thermal paste 0.05 0.04
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(a) (b) (c) (d)
Figure 2.15: Different types of IGBT modules of Inﬁneon [27]. (a) EconoDUAL 3, (b) EconoPACK
4, (c) PrimePACK, and (d) IHV .

  
	 

 
ʍ
ʍ
ʍ
ʍ
ʍ
ʍ










 










Figure 2.16: Dual IGBT EconoPACK layout. (a) IGBT module, (b) layout of the IGBT module, and
(c) circuit diagram of the IGBT module.
The internal structure of a dual IGBT EconoPACK module is presented in Fig. 2.16. The inter-
nal parasitic inductances (stray inductances Lσ) in a module are the result of interconnections
between the chips and the module terminals, where:
• LσG1 and LσG2 are stray inductances of the gate-emitter loop,
• LσC1 and LσC2 are stray inductances between the dies’ collector terminal and the corre-
sponding module’s terminals, and
• LσE1 and LσE2 are stray inductances between the dies’ emitter terminal and the correspond-
ing module’s terminals.
2.6 GATE DRIVE UNITS FOR IGBTS
An IGBT gate drive unit (GDU) or gate unit is an interface between the converter control unit and
the IGBT, as shown Fig. 2.17. The trigger signals from the converter control unit are ampliﬁed by
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Figure 2.17: Scheme of the interaction of a GDU with the converter control and the IGBT.
increasing the voltage and current levels. In this manner, the input capacitances CGE and CGC are
charged and discharged [16] in order to turn on and off the IGBT. Moreover, the GDU electrically
isolates the converter control unit from the IGBT.
Nowadays, the GDU not only triggers the IGBT but also protects the device against short circuits
and over-voltages. More advanced and complex GDUs allow the control of collector current di/dt
and collector-emitter voltage dv/dt during the turn-on and turn-off transient. An overview thereof
is presented in Section 5.3.
Typically, the GDUs output stages are based on a voltage source (VS). Hence, the power losses
are dissipated in the gate resistances, in contrast with GDUs based on a current source (CS),
where the losses are usually dissipated in the semiconductors of the driver stage.
2.6.1 Output stage circuit topologies
A GDU output stage with one power supply is studied in [28]. A summary of GDU circuits can be
found in [16,29–31]. The design and dimensioning of selected circuits is described e.g. in [32,33].
In this section main GDU’s output stage circuit topologies are presented.
2.6.1.1 Half-bridge with BJTs
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Figure 2.18: Half-bridge topology of a GDU out-
put stage with BJT [16].
The circuit topology is presented in Fig. 2.18.
The vin voltage switches between VGEon and
VGEoff. The IGBT gate current iG is limited by
the gate resistances RG,ON and RG,OFF. When
vin is equal to VGEon, the BJT T1 is turned on,
and as a result the IGBT is turned on with a
stationary voltage vGE ≈ VGEon − 0.7V. When
vin is VGEoff, the BJT T2 is turned on and T1 is
turned off. Thus the IGBT is turned off with a
stationary voltage vGE ≈ −VGEoff + 0.7.
2.6.1.2 Half-bridge with MOSFETs
The circuit topology is shown in Fig. 2.19a. In this case, when vin is positive (e.g. > 1V), the
MOSFET T1 is turned on through the voltage level shifter Q1 and the IGBT is also turned on
through the gate resistance RG,ON. When vin is negative (e.g. < -1 V), the MOSFET T2 is turned
on through the voltage level shifter Q2 and the IGBT is turned off through the gate resistance
RG,OFF. This conﬁguration needs voltage level shifters Q1 and Q2, as the MOSFET gate-source
voltage must be approximately 10V, depending on the type of MOSFET) [16].
To avoid the voltage level shifters, a MOSFET push-pull conﬁguration can be used, as presented
in Fig. 2.19b. As an alternative, a bootstrap conﬁguration can be used, as presented in [16, 34]
and Section 5.4.1.
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Figure 2.19: Half-bridge topology of a GDU with MOSFET [16]. (a) with, and (b) without voltage
level shifters.
2.6.2 Protection circuits for IGBTs
An important task of GDUs is to protect the semiconductors against short circuits and collector-
emitter vCE over-voltages.
2.6.2.1 Short circuit protection
A protection scheme must be able to keep the IGBT safe during a short circuit e.g. of type I (SCI)
and II (SCII), as deﬁned in Sec. 2.4. A short circuit scheme can be based on the measurement of
the collector current or the collector-emitter voltage vCE. The collector current can be sensed by
adding a shunt resistor in the current path [23, 35]. The voltage across this resistance provides
a precise measurement of the current. However, the shunt resistor also generates losses, adds
parasitic inductance which deteriorates the system performance and the response characteristic,
which makes this an infeasible solution for high current.
The collector current can also be sensed with a current transformer, such as a Rogowski coil [36]
or a Hall-effect sensors [23, 35]. These methods provide isolation between the power circuit
and the protection circuit. However, these sensors are expensive, which makes an industrial
implementation difﬁcult.
As an alternative, the short circuit can be detected by sensing the collector-emitter voltage
vCE [16, 23, 37, 38]. A possible implementation of this solution is shown in Fig. 2.20. The
vCE voltage is sensed through the diode D1 and the capacitor CS , where the voltage across it
(vS = vCE + vD1) is acquired by the GDU.
When the IGBT is in on-state, it is saturated and the vCE voltage is low and equal to V CE,sat (e.g.
≈3V). This voltage increases in case of a short circuit, due to the desaturation of the IGBT. In
this manner, the short circuit can be detected and the GDU turns off the IGBT. This method is
effective and inexpensive.
In order to avoid an undesired increase of the gate-emitter voltage vGE during a short circuit type
II, a clamping circuit can be used. Zener diodes DZ limit the gate-emitter voltage to a value lower
than 20V for example, and a Schottky diode DC clamps vGE to the power supply voltage, in this
case 15V.
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Figure 2.20: GDU short circuit protection scheme for IGBTs by sensing vCE [16].
2.6.2.2 Collector-emitter over-voltage protection
During the turn-off transient, the high and negative diC/dt induces a voltage across the stray
inductances present in the commutation loop. The collector-emitter over-voltage, determined by
(2.4), could exceed the breakdown voltage and destroy the IGBT. To mitigate the over-voltage, a
snubber circuit can be used, but this adds volume and weight to the converter. Besides, the diC/dt
can be reduced by increasing the gate turn-off resistance in the GDU, at the cost of increasing
the turn-off losses [23].
To overcome these problems, a GDU with an active clamping circuit can be used [16,23,37,39].
One possible circuit is shown in Fig. 2.21.
While the IGBT is being turned off and as soon as the TVS diode DTVS voltage is exceeded by vCE,
a current iTVS ﬂows through the diode DTVS, which goes through the diode D1 as iD1 and D2 as iD2.
Part of the current iD1 goes through RG,OFF resistance. The current iD2 goes through the base of
T1 and through the base resistor RB. As a consequence, the voltage vin increases and becomes
positive so that the transistor T1 is turned on and T2 is turned off. In this manner, the turn-off
process is interrupted and vGE is slightly increased, thus the diC/dt as well as vCE over-voltage are
decreased during the turn-off transient of the IGBT.
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Figure 2.21: Example circuit for GDU over-voltage protection scheme for IGBTs using active
clamping [16].
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2.7 SUMMARY
This chapter presented an overview of IGBTs. The basic structure, function, and characteristics
of common IGBTs were outlined. The on-state of the IGBTs and the switching transient phases
were explained.
In addition, the fundamental IGBT behaviour under short circuit conditions was discussed. The
different IGBT housings for high-power devices were presented and described. Furthermore,
examples for the most used GDU topologies for the output stage, short circuit and over-voltage
protection were described [16].
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3 CURRENT ESTIMATION BY THE
LEAKAGE EMITTER INDUCTANCE
OF AN IGBT MODULE
This chapter presents novel schemes to estimate the collector current of IGBT modules based
on the measurement of the voltage across its internal stray emitter inductance.
3.1 ESTIMATION OF THE COLLECTOR CURRENT
Figure 2.16 shows an equivalent circuit of a half bridge IGBT module. This section presents two
new methods to estimate the collector current. Both methods are based on the measurement of
the voltage across the parasitic leakage emitter inductance of an IGBT module. Compared to the
leakage collector inductance, that of the emitter has the advantage that it is available for voltage
measurements between the module terminals auxiliary emitter and power emitter and that the
required electronic circuits can use the power supply of the corresponding IGBT GDU.
Both current estimation methods overcome the problems of the current measurement methods
described in Section 2.6.2.1 with a simple scheme implemented in the GDU. The methods are
called current estimation by integration (CEI) and current estimation by comparison (CEC), where
the collector current is estimated by means of the sensed voltage vbond across the stray emitter
inductance Lbond, which is located between the auxiliary emitter and the power emitter as shown
in Fig. 3.1.
These current estimation methods are frequently used throughout this thesis. They are used
to determine the optimal parameters of RC-IGBTs (Section 4), to balance the collector current
of parallel connected IGBTs, to detect short circuits and to improve the switching transients of
IGBTs (chapter 5).
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Figure 3.1: Equivalent circuit of an IGBT module and the internal stray inductances, LσC , LσG and
LσE = Lbond.
3.1.1 Current estimation by integration
The voltage vbond across the stray inductance Lbond is proportional to the slope of the collector
current iC. Thus, the collector current iC can be calculated as the integral of vbond over a period of
time as:
vbond = Lbond
diC
dt
(3.1)
iC = iC(t2)− iC(t1) = 1Lbond
∫ t2
t1
vbonddt (3.2)
vbond
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Figure 3.2: Example of the current estimation
by integration using the voltage across the mod-
ule’s emitter stray inductance (V CC = 600V, IC =
600A, T j = 25◦C).
An example of current estimation by using
the integration of the voltage across the stray
inductance vbond is shown in Fig. 3.2. The
collector-emitter voltage vCE and a collector
current iC of the IGBT are shown in the top
part of the ﬁgure. The collector current iC in-
duces a voltage vbond across the stray induc-
tance Lbond. With (3.2) the collector current iC
can be estimated, which is shown in the bot-
tom part of Fig. 3.2 as iC,approx. The integra-
tion limits t1 and t2 are obtained as the volt-
age vbond falls below a low reference voltage
Vref-off. The estimated collector current iC,approx
accurately follows an iC waveform measured
with a Rogowski coil. In this case, the value of
the stray inductance Lbond is around 12 nH.
An implementation of the method is shown
in Fig. 3.3. The voltage across the stray in-
ductance vbond is measured during the turn-
off transient of the IGBT in order to avoid
the reverse recovery effect. The sensed volt-
age vbond,i is integrated by an analog integrator
with reset. After the integration period, the
integrated voltage iint is sampled with a 12-bit
analog-to-digital converter (ADC) and transmit-
ted to a ﬁeld-programmable gate array (FPGA)
via a capacitive isolator as the signal iint,i.
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Figure 3.3: Schematic of the proposed current estimation by integration method.
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Figure 3.4: Ideal waveforms of the process of the current estimation by integration method,
including ADC signals.
The integration process is presented in Fig. 3.4. The reset signal is controlled by the FPGA, and
as long as the signal is on (logic value as 1), the integration will not take place. During the turn-off
transient the reset signal is set to zero for a time window Δt = t2 − t1. This window is obtained
by comparing vbond with a low reference voltage (Vref-off). After the integration time t2, the FPGA
enables the conversion into a digital signal with a 12-bit ADC which sends the digital value to the
FPGA as iint,i. An algorithm uses this information to estimate the collector current.
3.1.2 Current estimation by comparison
The collector current can also be estimated by comparing vbond with a threshold value during
the turn-on transient (ON comparison method ) and during the turn-off transient (OFF comparison
method ). The voltage across the stray inductance vbond is proportional to the slope of the col-
lector current, as shown in (3.1). By applying the sign function to (3.1), it is possible to obtain
information about whether the collector current is increasing (turn-on transient) or decreasing
(turn-off transient) [40].
sgn
(
vbond
Lbond
)
= sgn
(
diC
dt
)
(3.3)
The principle of the collector current estimation by comparison is shown in Fig. 3.5. The voltage
across the stray inductance vbond is sensed and compared with low threshold values, Vref-on and
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Figure 3.5: Ideal waveforms of the operation of the current estimation by comparison.
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Figure 3.6: Possible implementation of the proposed current estimation by comparison.
Vref-off, in order to approximate the sign function during the turn-on and turn-off transient respec-
tively. Two binary signals are generated, vmeas,i-on and vmeas,i-off (during the turn-on transient is
vmeas,i-on = 1 and during the turn-off transient is vmeas,i-off = 1). The pulse length represents
the period in which the threshold voltages have been exceeded (positive di/dt) or fallen bellow
(negative di/dt), which are deﬁned as tmeas,i-on for the ON comparison method and tmeas,i-off for
the OFF comparison method. Estimation of the collector currents based on measurements of
these pulse length is discussed further in Section 3.2. In case of the ON comparison method the
reverse recovery current is included in the estimation (iC + iRRM).
Figure 3.6 shows a block diagram of one feasible implementation of this current estimation
method, where vbond is measured by a compensated voltage divider and compared with two
small reference values, Vref-on and Vref-off [40]. The output signals of the comparators are gal-
vanically isolated and sent to the control stage (e.g. FPGA) as vmeas,i-on for the turn-on transient
and vmeas,i-off for the turn-off transient. An algorithm extracts their time information, tmeas,i-on and
tmeas,i-off, and estimates the collector current.
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3.2 CURRENT ESTIMATION ALGORITHM
A block diagram of the current estimation algorithm is shown in Fig. 3.7, which is divided into
three stages:
• Extraction of the time information: The algorithm extracts the time information, tmeas,i-on
and tmeas,i-off, for the current estimation method by comparison. With this information the
current can be estimated.
• Calibration algorithm: With this stage the current estimation methods are calibrated.
Thus, the values of Lbond and diC/dt do not need to be known for the algorithm to work.
• Estimation of the current: The collector current iC is estimated by linear interpolation.
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Figure 3.7: Block diagram of the current estimation algorithm.
3.2.1 Extraction of time information
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Figure 3.8: Block diagram of the ex-
traction of the time information.
A block diagram of the algorithm is presented in Fig. 3.8.
This block is implemented only for the current estima-
tion method by comparison. An increasing counter runs
as long as the binary signals vmeas,i-on and/or vmeas,i-off
are high. When vmeas,i-on and/or vmeas,i-off have a high
to low transition, the count of the counter is assigned
to tmeas,i-on for the turn-on transient and/or tmeas,i-off for
the turn-off transient. The resolution of this method de-
pends on the speed of the counters, which depends on
the clock frequency of the FPGA. A faster FPGA will
provide better resolution.
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3.2.2 Calibration algorithm
The methods CEI and CEC are calibrated in order to be independent of the values of the stray
inductance Lbond, diC/dt, gate-resistances, the gate-emitter threshold voltage of the IGBT and
the tolerance of the electronic circuitry components. In the calibration process, the signals iint,i,
vmeas,i-on and vmeas,i-off are acquired at different current levels, which are generated with a double
pulse test deﬁned as follows.
Double pulse test deﬁnition: The test circuit is a buck converter, as Fig. 3.9a shows. The IGBT
is operated in the so-called double pulse mode by the signal s1. Initially the collector current iC in-
creases linearly through the IGBT, allowing the characterization of the switching behaviour of the
IGBT and the diode at different operating currents. The junction temperature T j of the DUT can be
controlled externally to perform the test at different values. Fig. 3.9b shows example waveforms
of a double pulse test. The collector current amplitude is controlled by adjusting the turn-on time
Δt = t1− t0. After this period of time the IGBT is turned off and the measurement of the collector
current and the collector-emitter voltage allow the IGBT turn-off transient characterization. During
the period of time between t1 and t2 the diode is in conduction state. At t2 the IGBT is turned on
and the turn-on behaviour of the IGBT and the turn-off behaviour of the diode are characterized.
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Figure 3.9: Double pulse test deﬁnition. (a) circuit test, and (b) waveforms.
The calibration algorithm block diagram is shown in Fig. 3.10. Different current levels are gener-
ated by modifying the ﬁrst pulse of the double pulse test according to:
Δt = t1 − t0 = LLoadVCC · ICx, (3.4)
where ICx (with x= 1...n) is the desired collector current for a given VCC and LLoad. After every
double pulse test the signals of each estimation method iint,ix, vmeas,i-onx and vmeas,i-offx are acquired.
The algorithm extracts the value of iint,ix and the corresponding time information tmeas,i-onx and
tmeas,i-offx. These values are assigned to dCx-i, dCx-on and dCx-off respectively. The algorithm maps
values of dCx-i, dCx-on and dCx-off to the corresponding current amplitude (ICx), creating three look-up
tables, one for each acquired signal. This algorithm is added in a start-up routine. Fig. 3.11 shows
an example of one of the three look-up tables with eight calibration points.
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Figure 3.10: Block diagram of the algorithm to calibrate the current estimation methods.
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Figure 3.11: Example of the virtual graph created after the calibration of the current estimation
method. ICX: collector current generated with the double pulse test, x = 1...8. dCX-y: collector
current value of the estimation methods (y = i, on and off).
3.2.3 Estimation of the current
During the operation of the IGBT, the collector current is estimated with a linear interpolation
using the two closest points from the calibration process as described in (3.5), where iCm is the
estimated current; dCm is the acquired value from the current estimation methods (iint,i, tmeas,i-on
or tmeas,i-off); (dC(m+1), IC(m+1)) and (dC(m-1), IC(m-1)) are the closest points given by the calibration
process, as shown in Fig. 3.12.
iCm =
⎧⎪⎪⎨
⎪⎪⎩
IC1
dC1
· dCm , dCm < dC1
IC(m+1) − IC(m-1)
dC(m+1) − dC(m-1) · dCm + IC(m-1) , dC1 ≤ dCm ≤ dCn
(3.5)
If dCm > dCn the system must be re-calibrated with a wider range of collector currents values. The
maximal collector current during the calibration process (ÎC,cal) should be twice the IGBT nominal
current ( ÎC,cal = 2·ICN).
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Figure 3.12: Example of the estimation of the current by using the virtual graph.
3.3 EXPERIMENTAL VERIFICATION
The collector current estimation methods have been implemented in a GDU as shown in Fig. 3.13
and were experimentally veriﬁed using a buck converter. The GDU was designed for a half-bridge
IGBT module. A block diagram of the GDU is presented in Fig. 3.14, where the interconnections
between FPGA and the GDU are shown. The main requirement to the GDU was the veriﬁcation
of the basic operation principle and the estimation of the accuracy of the principle. The block
diagram can be divided in 5 stages:
• Communication Stage: It connects the gate unit with the FPGA through cat 5e cables and
high speed differential drivers.
• Isolation Stage: It isolates the control signal to the GDU signals. The isolators feature
560V isolation and support data transfer rates up to 150Mbps.
• Power Supply: An adjustable DC-DC converter is implemented in order to regulate the
output voltage.
• Power Stage: The IGBT is turned on and off using a push-pull ampliﬁer.
• Measurement Stage: The current estimation methods are implemented. The FPGA counts
the length of Vmeas,i-on and Vmeas,i-off at 200 Mhz.
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Figure 3.13: Gate unit PCB prototype for the veriﬁcation of the current estimation methods.
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Figure 3.14: Block diagram of the GDU for verifying the current estimation methods.
3.3.1 Test description
The current estimation methods are tested in a buck converter, as shown in Fig. 3.15. The
experimental conditions are listed in Table 3.1.
3.3.2 Experimental results
The results of the calibration process of the current estimation methods are shown in Fig. 3.16,
Fig. 3.17 and Fig. 3.18. The virtual graphs are created with eight calibration points, where the
collector current is modiﬁed from 50 to 400A in steps of 50A. The ON comparison method
(Fig. 3.16) and the integration method (Fig. 3.18) resulted in a linear relation of tmeas,i-on and iint,i to
the collector current. However, the OFF comparison method (Fig. 3.17) suffered from resolution
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Figure 3.15: Setup used for the test of the current estimation methods. (a) Circuit topology, and
(b) picture of the setup.
Table 3.1: Test conditions for the veriﬁcation of the current estimation methods
Variable Value
Mode of operation Double pulse test
IGBT FF650R17IE4 (650A / 1700V)
VCC 100...300V
iC 50...400A
T j 25 ◦C
problems for current levels between 150A and 250A, where the FPGA count (tmeas,i-off) changes
only from 28 to 31, which results in a large error during the estimation process.
The performance of the current estimation methods is tested by comparing the estimated col-
lector current with the collector current measured with a Rogowski coil. The estimation error is
deﬁned as:
ER = | IC − iCmIC |, (3.6)
where iCm is the estimated collector current and IC is the measured collector current. The results
are shown in Fig. 3.19. The methods were tested at 200V. The ON comparison and the integra-
tion methods demonstrated an error less than 8% for currents over 150A. The OFF comparison
method resulted in an error up to 75% between 150 and 300A due to the low resolution during
the calibration process.
The current estimation methods are distinctly less precise than the conventional current measure-
ment sensors such as Shunt resistors, Hall-effect sensors or Rogowski coils (which have typical
errors of <1%). Advantages of the proposed current estimation methods are their simplicity and
cost, which make these solutions attractive for industrial applications. Potential ﬁrst applications
are discussed in the following chapters.
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Figure 3.16: Calibration graph of the ON com-
parison method. Current estimation values
obtained by the FPGA (FPGA count) at differ-
ent collector current values (V CC = 300V, T j =
25◦C).







 



	



   
Figure 3.17: Calibration graph of the OFF com-
parison method. Current estimation values
obtained by the FPGA (FPGA count) at differ-
ent collector current values (V CC = 300V, T j =
25◦C).
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Figure 3.18: Calibration graph of the method current estimation by integration. Cur-
rent estimation values obtained by the FPGA (FPGA count) at different collector current
values (V CC = 300V, T j = 25◦C).
3.4 CURRENT ESTIMATION OF PARALLEL CONNECTED IGBTS
A current measurement or current estimation method is a basic requirement for active static
current balancing of IGBTs connected in parallel, as discussed in Sec. 5.1. Therefore, the methods
are tested in a buck converter with two IGBTs connected in parallel as shown in Fig. 3.20.
The current is estimated with the ON comparison method, due to its simplicity and performance
(ER < 8%). The results of one experimental trial are shown in Fig. 3.21a as an example. The
collector current had a double overshoot during the turn-on transient due to the reverse recovery
current of the not ideally switching complementary diodes connected in parallel. This double peak
is a problem for the ON comparison method during the calibration process, and, hence, for the
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Figure 3.19: Error of the current estimation methods, obtained during experimental veriﬁcation
(V CC = 200V, T j = 25◦C).
estimation of the collector current. Therefore, the collector current should be estimated during
the turn-off transient, which should be done with the integration method, since it has lower error.
However, the integrator needs extra hardware compared to the ON comparison method. The
OFF comparison method could be an alternative when a faster FPGA is used in order to avoid
problems related to the low resolution.
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Figure 3.20: Buck converter used for the calibration of the current estimation methods for IGBTs
connected in parallel. DUC: device under calibration.
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Figure 3.21: Turn-on transient during the calibration process of the current estimation methods
for IGBTs connected in parallel (V CC = 500V, IC = 550A T j = 25◦C).
3.5 SUMMARY
This chapter presented two novel methods for estimating the collector current of IGBT modules,
which are based on the measurement of the voltage vbond across the stray inductances Lbond
located between the auxiliary emitter and the power emitter. An implementation scheme of the
methods is also included.
Both methods need calibration, which consists of a double pulse test at various currents. In
an industrial converter this double pulse test could be realized within the ﬁrst converter test at
the manufacturer, e.g. within a start up routine for a converter. Once the methods have been
calibrated, the collector current is estimated with a linear interpolation using the two closest
points given by the calibration process.
Experimental results showed that the current estimation error with the integration and ON com-
parison method can be lower than 8%. The current estimation by the OFF comparison method
had substantial measurement error (e.g. up to 75%), due to resolution problems during the cal-
ibration, although it has the same resolution as the ON comparison method. This result could
be improved by the use of a faster FPGA. Finally, the calibration process of two parallel IGBT
modules was shown, which is a more challenging case due to the double current peak during the
turn-on transient.
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4 REVERSE CONDUCTING IGBTS
4.1 STRUCTURE, FUNCTION AND CHARACTERISTICS
In voltage source converters, IGBTs are usually connected with an anti-parallel diode. This conﬁg-
uration enables a separate optimization of IGBT and diode. Reverse conducting IGBTs (RC-IGBTs)
have been developed to increase the silicon utilization, to increase the over-current capability of
the diode (e.g. I2t-value) and to improve the power and thermal cycling capability of IGBT mod-
ules [41].
Reverse conducting IGBTs integrate an IGBT and an anti-parallel diode into the IGBT cell, as
shown in Fig. 4.1. An RC-IGBTs can operate as an IGBT (e.g. in forward conduction mode) or as
a diode (e.g. in reverse conduction mode).
Presently, several companies produce RC-IGBTs, but they are mainly low power semiconductors
for applications such as inductive cooking stoves, microwaves, rice cookers, printers, refrigera-
tors, etc. A market overview of RC-IGBTs is listed in Table 4.1.
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Figure 4.1: Chip structure of IGBT, diode and RC-IGBT.
Other companies, such as Fuji and ABB, have also been investigating the potential of RC-IGBTs.
Fuji has produced a 100A / 1200V RC-IGBT prototype with a new compact package [42]. ABB
has been investigating an advanced RC-IGBT concept, named bi-mode insulated-gate transistor
(BIGT) [43]. The prototype is a module with 2000A / 3300V capability.
As the RC-IGBT can operate as an IGBT, standard modulation strategies such as PWM and space
vector modulation can be applied. However, when the RC-IGBT is in the reverse conduction
mode, the MOS-channel of the RC-IGBT should maintained in a non-conductive state (vGE ≤
VGE,th) to decrease the on-state losses [11, 44, 45]. The direction of the current conduction, that
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Table 4.1: Market overview of commercially available RC-IGBTs
Company Ratings (VCE / IC) Package
Inﬁneon
600V / 2.5 . . . 40A TO-247, DPAK
650V / 20 . . . 50A TO-247
1100V / 30A TO-247
1200V / 15 . . . 40A TO-247
1200V / 15 . . . 40A TO-247
1350V / 20 . . . 40A TO-247
1600V / 30A TO-247
IXYS
1600V / 5.7 . . . 28A TO-220, TO-247, ISOPLUS i4-PAC
1700V / 10 . . . 200A TO-268, TO-247AD, TO-264, SOT-227B
2500V / 5 . . . 156A TO-268, TO-247, TO-264, ISOPLUS I5-PAK
3000V / 26 . . . 130A TO-268, TO-247, TO-263, TO-264, ISOPLUS I4-PAK
3600V / 45 . . . 125A TO-247HV, TO-268HV, ISOPLUS I5-PAK, ISOPLUS I5-PAK
Mitsubishi 600V / 15A SLIMDIP-L
is, either forward or reverse, can be detected based on a measurement of the collector-emitter
voltage [11, 45] or its variation (e.g. dvCE/dt) attained by means of a measurement of the gate
current [44].
The RC-IGBT, in reverse conduction mode, presents a high reverse recovery current peak com-
pared to a standard diode. Different solutions have been proposed in the literature to overcome
this problem either by modiﬁcation of the semiconductor device itself [46] or of the gate driving
scheme [12]. The reverse recovery peak can be reduced by device modiﬁcation by the application
of a charge-carrier lifetime control technique. Possibilities for charge carrier lifetime control are
e.g. irradiation with particles such as electrons, protons or helium ions, or the diffusion of a heavy
metal such as platinum. However, the exposure to particles also causes undesirable charges in
the gate oxide and increases the collector-emitter saturation voltage V CE,sat and, consequently,
the on-state losses. Alternatively, the reverse recovery peak can be reduced by decreasing the
implantation dose of the anti-latch p++ emitter region. This method does not affect V CE,sat, as
do the above-mentioned methods. However, a reduction of this doping dose is limited by the
over-current turn-off robustness (latch-up robustness).
The reverse recovery current of the RC-IGBT can also be reduced by applying a positive gate-
emitter voltage for a short period of time (electronic realization). When the RC-IGBT operates in
diode mode with a high and positive vGE, a MOS-channel is created in the p+ layer between the
n+ and the n- layer. Therefore, hole injection is reduced, and as a result, the efﬁciency of the
emitter p+ layer is strongly decreased, as is the carrier density. In this way, a drastic reduction of
the recovery charge can be achieved during the device turn-off transient [6,47,48].
As presented in [12], when the RC-IGBT is in reverse conduction mode, the number of charge
carriers can be reduced by applying a positive gate-emitter voltage (desaturation pulse), leav-
ing enough blanking time before the complementary RC-IGBT starts conducting. Although the
switching losses are reduced, they are not minimized with this solution. The reason for this is
that the MOS-channel should ideally be maintained, by means of the desaturation pulse, until a
short time (e.g.100 ns) before the zero crossing of the current through the RC-IGBT operated in
the diode mode, as presented in Sec. 4.3.2.
To overcome the problems described above, a novel scheme has been developed. The scheme
includes the generation of a trigger pulse to reduce the switching losses and to ensure safe
operation of the RC-IGBT. In addition, a method to automatically ﬁnd the optimal parameters
of the desaturation pulse (referred to here as "pre-trigger pulse") has been developed by means
of a simple current detection technique. With this scheme, the reverse recovery current and
the reverse recovery switching losses are minimized. Moreover, all these beneﬁts are achieved
without expensive and/or bulky components.
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4.2 SWITCHING PARAMETERS OF RC-IGBTS
In this section the deﬁnitions of the parameters with the strongest inﬂuence on the switching
behaviour of the RC-IGBT are presented.
Standard IGBT technology has been vastly investigated and improved. For example, in the latest
generation of IGBTs the switching and conduction losses are reduced [49, 50] and external gate
resistors can be almost eliminated (RG ≈ 1Ω ) [51].
As described in the previous section, the switching behaviour of the RC-IGBT in the diode mode
can be improved by applying a short positive gate-emitter voltage just prior to the diode turn-off
transient. This pre-trigger pulse (PT pulse) inﬂuences the effective emitter efﬁciency and, as a
result, the reverse recovery current is reduced.
Fig. 4.2 shows fundamental waveforms of collector currents and trigger pulses with the inclusion
of the PT pulse. In the example, the high-side RC-IGBT T1 acts as a diode and the low-side
RC-IGBT T2 acts as an IGBT. Therefore, the PT pulse is only applied to T1 by the signal s1. It is
turned on at t0 and at t1 the RC-IGBT T2 is turned on by the signal s2. The PT pulse ends at t2.
The overlapping time of s1 and s2 is named delay time td = t2 − t1; the time interval where the
PT pulse is applied is named PT pulse length tPT = t2 − t0. The instant when the gate-emitter
voltage vGE,RC1 during the turn-off transient of the PT pulse falls below the threshold voltage
VGE,th,RC is deﬁned as tGC,RC. The instant of the zero crossing of the current of T1 iD,RC1 is deﬁned
as tzc.
In the next section, the inﬂuence of the parameters td and tPT on the switching losses of the
RC-IGBT as well as the inﬂuence of the gate turn-off resistance RG,OFF,D of the PT pulse are
investigated.
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Figure 4.2: Fundamental waveforms of the collector currents and trigger signals with the pre-
trigger pulse (PT pulse).
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4.3 INVESTIGATION OF THE INFLUENCE OF THE SWITCHING PA-
RAMETERS ON THE RC-IGBT
The inﬂuence of the parameters delay time td, length of the PT pulse tPT and the gate turn-off
resistance RG,OFF,D of the PT pulse on the switching losses of the RC-IGBT (200A / 1200V) were
experimentally tested. This section presents the results and the description of the experimental
tests.
4.3.1 Description of the experimental setup
The experimental investigation was carried out by applying a double pulse pattern to a buck con-
verter with an inductive load. The double pulse test was described in Sec. 3.2.2. Two setup
conﬁguration were used: an IGBT (T2) – RC-IGBT (T1) conﬁguration and an IGBT (T2) – diode (D1)
conﬁguration, as shown in Fig. 4.3a and Fig. 4.3b, respectively. The RC-IGBT operates in diode
mode throughout the entire test in order to investigate the peak variation of the reverse recovery
current (IRR,D,RC). These results are compared with the results obtained with the IGBT conﬁgu-
ration with a separate silicon (Si) diode (200A / 1200V) at different T j values. The test bench is
shown in Fig. 4.3c and a thermogram of the system operating at 124 ◦C is shown in Fig. 4.3d.
The test conditions and the measurement instruments are described in Table 4.2. The RC-IGBT
is commanded with a standard GDU which turns on the RC-IGBT with an on-state gate-emitter
voltage VGEon of +15V and turns it off with an off-state gate-emitter voltage VGEoff of −7.5 V.
Table 4.2: Test conditions for the investigation of the inﬂuence of the switching parameters on
the RC-IGBT
Component / Instrument Value Description
C 6600 μF DC-Link
L 76 μH Inductive Load
RC-IGBT (T1) - RC-IGBT (200A/1200V)
IGBT (T2) FF650R17IE4 IGBT (650A/1700V)
Oscilloscope WaveSurfer 24xs 2.5Gs/s, 200MHz
Oscilloscope WaveRunner 44xi 5Gs/s, 400MHz
Current probes PEM CWT 6B 1.2 kA, 16MHz
Voltage probes Testec TT-SI 9110 1.4 kV, 100MHz
4.3.2 Inﬂuence of the delay time td of the pre-trigger pulse on the switch-
ing losses
This section presents the experimental results of how the delay time td inﬂuences the switching
losses of an RC-IGBT operated in diode mode. An optimal delay time td,opt is deﬁned as the time
td that minimizes the switching losses of the RC-IGBT in diode mode. The test conditions are
described in Table 4.3.
The current through the RC-IGBT in diode mode is deﬁned as iD,RC and the reverse recovery
peak current is deﬁned as IRR,D,RC. The IGBT collector current is iC,T. The RC-IGBT collector-
emitter voltage is deﬁned as vCE,RC and the gate-emitter voltage as vGE,RC. The turn-on losses
of the IGBT are deﬁned as WON,T and the turn-off losses as WOFF,T. The turn-on losses of the
RC-IGBT operated as an IGBT are deﬁned as WON,RC and the turn-off losses as WOFF,RC. When
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Figure 4.3: Test setup for the investigation of the inﬂuence of the switching behaviour of the
RC-IGBT. (a) Setup topology RC-IGBT - IGBT conﬁguration, (b) setup topology Diode - IGBT
conﬁguration, (c) experimental setup, and (d) thermogram at 124 ◦C.
Table 4.3: Test conditions for the investigation of the inﬂuence of td on the switching losses
Variable Description
VCC 100, 300 and 500V
IC 50...200A
T j 25, 75 and 125 ◦C
tPT 2.5, 5, 8 and 10 μs
the RC-IGBT operates in diode mode, the turn-off losses are deﬁned as WOFF,D,RC. The turn-off
losses of a conventional diode are deﬁned as WOFF,D.
Experimental results of the inﬂuence of the delay time td on the switching losses are presented
in Fig. 4.4. Here the collector currents, collector-emitter voltages, switching losses, gate-emitter
voltages and the input signals of the GDU (s1 and s2) are shown. Three cases are presented:
an IGBT - diode conﬁguration, an IGBT - RC-IGBT (in diode mode) without PT pulse and with a
PT pulse with the optimal delay td,opt. When the PT pulse with td,opt is applied, the switching
losses are reduced by 35% in the IGBT and by 62% in the RC-IGBT in comparison to an RC-IGBT
without PT pulse. In comparison to the losses of a IGBT conﬁguration with a separate diode
(200A / 1200V), the switching losses are reduced by 12% in the IGBT and by 40% in the RC-IGBT
in diode mode.
The inﬂuence of different delay time td values on the behaviour of the RC-IGBT operated in diode
mode were investigated, and the results are shown in Fig. 4.5. The delay time td is modiﬁed as
td = td,opt + tdx, where tdx= +40, −40, −120, −200 and −400ns. The ﬁgure shows the collector
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current iC and the collector-emitter voltages vCE at the IGBT, the current iD,RC and voltage vCE,RC at
the RC-IGBT, the turn-on switching losses of the IGBT (WON,T) and the turn-off switching losses
of the RC-IGBT (WOFF,D,RC), the gate-emitter voltages of the IGBT vGE and RC-IGBT vGE,RC, and
the input signals of the GDU for the IGBT (s2) and for the RC-IGBT (s1).
When td = td,opt − 400 ns, the switching losses are increased by 30% in the IGBT and by 35%
in the RC-IGBT compared to the losses when td = td,opt. When td = td,opt + 40 ns, the switching
losses are increased by 3.2% in the IGBT and by 7.6% in the RC-IGBT.
Figure 4.4: Waveform comparison of a diode, RC-IGBT without PT pulse and with PT pulse if an
optimal td is used (V CC = 500V, IC = 200A, T j = 125 ◦C, tPT = 10 μs, RG,OFF,D = 1.18Ω).
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Figure 4.5: Waveforms of IGBT and RC-IGBT at different delay times td (V CC = 500V, IC = 200A,
T j = 125 ◦C, tPT = 8 μs, RG,OFF,D = 1.18Ω).
Theoretically, the optimal delay time td,opt should occur when the RC-IGBT MOS-channel ﬁrst
becomes conductive, created by a positive gate-emitter voltage vGE,RC, up until the zero crossing
of the current iD,RC. This is achieved by reducing the voltage vGE,RC at the device terminals below
the threshold voltage (e.g. VGE,th,RC < 5.5 V for the investigated RC-IGBT) tx ns (e.g. tx = 100 ns)
before the zero crossing of the current iD,RC. The time tx depends on device internal processes
and the delay introduced by the passive low pass ﬁlter formed by the external and the internal
gate resistances as well as the internal capacitance CGE of the RC-IGBT.
The current iD,RC during the reverse recovery process of the RC-IGBT at different time delay td
values for ID,RC of 150A and 200A are presented in Fig. 4.6 and in Fig. 4.7 respectively. The
moment of the current zero crossing and the moment when vGE,RC falls below its threshold
voltage VGE,th,RC for the optimal time delay are marked with a dotted line. For both examples,
the optimal time delay td,opt is achieved when the MOS-channel is turned off (vGE,RC < VGE,th,RC)
around 100 ns before the zero crossing of the current iD,RC (tzc− tGC,RC ≈ 100 ns).
The variation of the RC-IGBT reverse recovery peak current (IRR,D,RC) at different delay time td
values for a current ID,RC of 200A is shown in Fig. 4.8. The lowest reverse recovery peak IRR,D,RC
is achieved when the delay time is around td = td,opt = 490 ns. The inﬂuence of the time difference
between the moment of the zero crossing of the current iD,RC tzc and the moment of the closing
of MOS-channel tGC,RC (tzc− tGC,RC) on the reverse recovery peak current IRR,D,RC is presented in
Fig. 4.9. The ﬁgure presents the result at three different operating current ID,RC values. In all the
tests, the lowest reverse recovery peak current IRR,D,RC is achieved when tzc− tGC,RC ≈ 100 ns.
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Figure 4.6: Reverse recovery current at different delay times td (V CC = 500V, ID,RC = 150A, T j =
125 ◦C, tPT = 8 μs, RG,OFF,D = 1.18Ω).
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Figure 4.7: Reverse recovery current at different delay times td (V CC = 500V, ID,RC = 200A, T j =
125 ◦C, tPT = 8 μs, RG,OFF,D = 1.18Ω).
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Figure 4.8: Reverse recovery current peak of the RC-IGBT at different delay times td (V CC = 500V,
ID,RC = 200A, T j = 125 ◦C, tPT = 8 μs, RG,OFF,D = 1.18Ω).
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Figure 4.9: Reverse recovery current peak of the RC-IGBT at different delay times td respect to
tzc − tGC,RC (V CC = 500V, T j = 125 ◦C, tPT = 8 μs, RG,OFF,D = 1.18Ω).
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A summary of the experimental results is shown in Fig. 4.10, where the dependency of td,opt
regarding the collector current, V CC and T j is depicted. This information is important for the
concept of the GDU of RC-IGBTs in voltage source converters. The optimal time point to decrease
the gate-emitter voltage below the threshold voltage is slightly before the zero crossing of the
current of the RC-IGBT in diode mode. Therefore, td,opt depends on the diode current before
the commutation and the occurring di/dt during the commutation. The experimental results in
Fig. 4.10 show that td,opt is linearly dependent on the collector current and junction temperature
at low DC-link voltage V CC = 100V (blue lines). In detail, td,opt varies from 600 to 750 ns for iD,RC
between 100 and 200A.
However, at V CC over 300V this dependency is not so strong. For example, when V CC is 500V
(green lines), td,opt varies by 50 ns (from 450 to 500 ns) throughout the entire current range and
it is only weakly temperature-dependent. Therefore, td,opt could be chosen to remain constant
during the entire current range operation of the RC-IGBT in a converter operating with a DC-link
voltage V CC above 500V.
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Figure 4.10: Optimal delay vs. collector current at different V CC, IC and T j values.
4.3.3 Inﬂuence of pre-trigger pulse length tPT on the switching losses
This section presents the results of the experimental investigation of the inﬂuence of the length
of the PT pulse tPT on the turn-off behaviour of the RC-IGBT in diode mode. During the tests,
the length of the PT pulse tPT is modiﬁed, while the delay time td is kept constant at the optimal
delay time td = td,opt. The test conditions are listed in Table 4.4.
The length of the PT pulse tPT is adjusted from 0.5 μs to 2.5 μs with a ﬁxed delay time td =td,opt =
490 ns. The inﬂuence of the pulse length tPT on turn-off losses of the RC-IGBT in diode mode
WOFF,D,RC is presented in Fig. 4.11. When tPT increases from 0.5 μs to 1.5 μs the turn-off losses
WOFF,D,RC decrease from 3.3mJ to 2mJ. Fig. 4.12 shows the turn-off losses as a function of
tPT (WOFF,D,RC = f (tPT)). The turn-off losses WOFF,D,RC are reduced by 60% for a tPT greater
than 1.5 μs. These results indicate that there is a minimum pulse length to achieve a minimum
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Table 4.4: Test conditions for the investigation of the inﬂuence of the PT pulse length on the
switching losses
Variable Description
VCC 100, 300 and 500V
IC 50...200A
T j 25 ◦C
tPT 0.5...2.5 μs
td td,opt = 490 ns
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Figure 4.11: Inﬂuences of different tPT values on the switching losses of the RC-IGBT (V CC =
500V, IC = 200A and T j = 25 ◦C).
reverse recovery charge for given operating conditions. A further increase of the pulse length
tPT > 1.5 μs does not cause a further decrease of the corresponding turn-off losses WOFF,D,RC.
The required pulse length to achieve a minimum turn-off losses (tPT≥ 1.5 μs) means that the pre-
trigger pulse (PT pulse) must be initiated before (e.g. 1.1μs in Fig. 4.11) the turn-on transient of
the corresponding IGBT.
4.3.4 Inﬂuence of the gate turn-off resistance RG,OFF,D of the turn-off tran-
sient of the pre-trigger pulse on the switching losses
The inﬂuence of the value of the gate turn-off resistance RG,OFF,D on the switching losses of the
RC-IGBT in diode mode was experimentally investigated. The delay time td and the PT pulse
length tPT were held constant during the test. The gate turn-off resistance value was manually
modiﬁed on the GDU. The test conditions are listed in Table 4.5.
Throughout the test, the PT pulse was applied with an optimal delay time td,opt = 490 ns and a
tPT equal to 8 μs. The PT pulse is turned off with different gate turn-off resistance values RG,OFF,D.
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Figure 4.12: Relation between the length of the PT pulse tPT and the RC-IGBT switching losses
(V CC = 500V, IC = 200A and T j = 25 ◦C).
Table 4.5: Test conditions for the investigation of the inﬂuence of RG,OFF,D on switching losses
Variable Description
VCC 100, 300 and 500V
IC 50...200A
T j 25 ◦C
tPT 8 μs
RG,OFF,D 5.5 and 1.1Ω
td td,opt = 490 ns
The inﬂuence of RG,OFF,D on the turn-on switching losses of the complementary IGBT WON,T is
presented in Fig. 4.13. The blue and red lines represent the switching losses when the PT pulse,
applied to the RC-IGBT, is turned off with RG,OFF,D of 5.5 and 1.1Ω respectively. The green line
represents the switching losses when the PT pulse is not applied. The orange dotted line repre-
sents the switching losses when a conventional diode is used instead of an RC-IGBT. With an
RG,OFF,D of 5.5Ω the switching losses are similar to the switching losses of an IGBT working with
a conventional diode. If an RG,OFF,D of 1.1Ω is used in the RC-IGBT instead, the turn-on losses of
the IGBT are reduced by 26.5%.
The turn-off losses of the RC-IGBT operated in diode mode WOFF,D,RC are presented in Fig. 4.14.
With an RG,OFF,D of 5.5Ω the turn-off losses WOFF,D,RC are 56 % higher than the turn-off losses of
a conventional diode in an IGBT – diode conﬁguration (V CC = 500V Fig. 4.14). When RG,OFF,D is
1.1Ω the losses of the RC-IGBT are 25% lower than the turn-off losses of a conventional diode in
an IGBT – diode conﬁguration (V CC = 500V, Fig. 4.14).
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Figure 4.13: Turn-on switching losses of the IGBT at different RG,OFF,D resistance values (T j =
25 ◦C).
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Figure 4.14: Turn-off switching losses of the RC-IGBT at different RG,OFF,D resistance values (T j =
25 ◦C).
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4.3.5 Summary of the results
According to the experimental results, the following parameters inﬂuence the switching be-
haviour of the RC-IGBT in diode mode:
• Pre-trigger pulse (PT pulse): The application of a PT pulse strongly reduces the reverse
recovery peak current and consequently the turn-off switching losses of the RC-IGBT when
it is applied with optimal time delay td,opt and pulse length.
• Optimal delay time (td,opt): The application of a PT pulse with optimal delay time enables
a reduction of the turn-off switching losses by e.g. 60% in an RC-IGBT compared to an
RC-IGBT without PT pulse. The optimal delay time td,opt is almost independent of the col-
lector current and the junction temperature T j for DC-link voltages V CC greater than 500V.
Therefore, an optimal delay time td,opt can be determined at one collector current level and
this delay time can be applied for a larger current range. However, a deviation of ±40 ns
from td,opt causes an increment of the switching losses by 7.6% in the RC-IGBT compared
to the switching losses when td = td,opt (V CC = 500V, IC = 200A, T j = 125 ◦C, tPT = 8 μs
and RG,OFF,D = 1.18Ω). For the investigated RC-IGBT, the optimal delay is achieved when
the PT pulse is terminated (vGE,RC ≤ VGE,th,RC) around 100 ns before the zero crossing of the
current iD,RC to achieve minimum switching losses in the turning on IGBT and the turning
off RC-IGBT operated as a diode.
• Pre-trigger pulse length (tPT): For the RC-IGBT being investigated the pre-trigger pulse
length should exceed about 1.5 μs (tPT ≥ 1.5 μs).
• Gate turn-off resistances (RG,OFF and RG,OFF,D): The RC-IGBT should be operated with
two different gate turn-off resistance values. If the RC-IGBT is operated as an IGBT and
turned off, the corresponding gate resistance RG,OFF should be designed as would be a
conventional IGBT considering e.g. over-voltages, SOA, dv/dt, di/dt and switching losses.
If the RC-IGBT is operated as a diode the corresponding gate resistance to terminate the
pre-trigger pulse (PT pulse) can be chosen to be as small as possible to prevent undesired
oscillations. A small gate resistance (e.g. RG,OFF,D = 1.1Ω) discharges the input capacitances
close to zero crossing of the collector current when a pre-trigger pulse (PT pulse) with the
optimum delay time td,opt is applied.
4.4 AUTOMATIC DETERMINATION OF THE OPTIMAL DELAY
In the previous section, the inﬂuence of different parameters on the switching behaviour and
losses of the RC-IGBT were investigated and explained. The most critical parameter is the delay
time td. An improper delay time td will cause an increase of the switching losses of the RC-IGBT
operated as a diode and can even cause a short circuit.
The delay time td has a dependency on the current through the RC-IGBT in diode mode iD,RC,
since the MOS-channel should be closed some nanoseconds before iD,RC = 0A during induc-
tive commutations. However, for high DC-Link voltages V CC (e.g.V CC > 500V) this dependency
decreases. In the previous section, td,opt has been found manually. However, in an industrial im-
plementation, it would be a major advantage if it could be determined automatically. Therefore,
in the following, a scheme that achieves this purpose is presented.
The automatic determination of td,opt is based on a measurement of and decreasing the reverse
recovery peak current IRR,D,RC of the RC-IGBT. This section explains the hardware and software
implementation of this scheme.
4.4 Automatic determination of the optimal delay 63
4.4.1 Estimation of the collector current
In the proposed method the current through the RC-IGBT in diode mode iD,RC is estimated by
using the current estimation method by comparison proposed in Section 3.1.2.
The principle of the current estimation method of a RC-IGBT is shown in Fig. 4.15. The volt-
age vbond is sensed and compared with a low threshold value. A logic signal vmeas,i-off is gen-
erated, where the pulse length tmeas,i-off represents the period in which the reference voltage
Vref-off has been exceeded. The time interval tmeas,i-off is related to the sum of the on-state current
through the RC-IGBT operated in diode mode ID,RC and the reverse recovery current IRR,D,RC (ID,RC
+ IRR,D,RC). This method enables a simple and fast estimation of the current during switching
transients.
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Figure 4.15: Example waveforms of the estimation of the RC-IGBT current.
4.4.2 Start-up routine to ﬁnd the optimal delay time td,opt automatically
This section presents an automatic calibration process to ﬁnd the optimal delay time (td,opt). The
algorithm applies a double pulse test (see Sec. 3.2.2) and a PT pulse. In every test, the algorithm
estimates the ID,RC + IRR,D,RC current and it modiﬁes the delay time td value of the PT pulse for a
given collector current. This test is repeated until the peak reverse recovery IRR,D,RC is minimized.
One option for the implementation of this scheme in an industrial converter is the integration in a
start-up routine of a converter.
A block diagram of the start-up routine is presented in Fig. 4.16. The software has been designed
for a buck converter topology as presented in Fig. 4.2. The delay time td is adjusted in steps of
40 ns until the optimal delay time td,opt has been found. The algorithm is divided in two sections,
initialization and loop:
Initialization
1. Initial delay td = 0: The PT pulse of the RC-IGBT in the diode mode is terminated when
the turn-on trigger pulse of the complementary RC-IGBT starts. A short circuit situation is
avoided.
2. Pulse_pattern is applied: A double pulse test including a PT pulse for the RC-IGBT acting
as a diode is applied.
3. tmeas,i-off is acquired: This value is assigned to the variable m1.
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Loop
4. td = td + k ·Δt : The delay time td is incremented in steps Δt of 40 ns. The variable k is
a positive scale factor in order to accelerate the ﬁnding of the optimal delay time td,opt.
5. k = k − 1: The variable k is reduced each time the loop is repeated. Because tmeas,i-off
does not change considerably for a td below 80ns, as the experimental data has shown,
the minimum value of k is 2.
6. Pulse_pattern is applied: The double pulse test is repeated with the new delay time td.
7. tmeas,i-off is acquired: The new time interval tmeas,i-off is acquired and assigned to the variable
m2. In every step that td gets closer to td,opt, the reverse recovery peak current IRR,D,RC as
well as tmeas,i-off are reduced.
8. m1 is compared with m2 :
• If m2 is equal or less than m1, switch the variables m1 = m2 and repeat the process
from the step 4.
• Else m2 is greater than m1, the reverse recovery peak current IRR,D,RC has increased
compared to the last step. Therefore, the optimal delay time td,opt was found in the
last step td,opt = td − k ·Δt.
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Figure 4.16: Block diagram of the automatic determination of the optimal delay td,opt algorithm.
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Figure 4.17: Setup topology for the veriﬁcation of the algorithm to automatically determine td,opt.
The operation of the algorithm has been experimentally tested with one IGBT (T2) and one
RC-IGBT (T1) operated in diode mode, as presented in Fig. 4.17. The optimal delay td,opt is found
for an on-state current through the RC-IGBT operated in diode mode ID,RC = 200A and V CC =
500V. The pre-trigger pulse length tPT is tPT = 1.5 μs for the entire test.
Fig. 4.18 shows the operation of the automatic determination of td,opt. Each ﬁgure shows the
turn-on transient of the IGBT and the turn-off transient of the RC-IGBT for a speciﬁc delay time
td. The orange line represents the current through the RC-IGBT in diode mode iD,RC. The red
line represents the collector current iC,T of the IGBT. The blue line represents the gate-emitter
voltage of the IGBT vGE,T. The green line represents the gate-emitter voltage of the RC-IGBT
vGE,RC, where the termination of the PT pulse can be appreciated. The dotted lines represent the
previous current waveforms.
Initially, with td = 0, the PT pulse is turned off at the same time as the digital signal turns on the
IGBT. The peak current of T2 iC,T is about 485A. After three steps the time delay td is adjusted
to 360 ns and the peak current of T2 iC,T is reduced to 435A. After ﬁve steps the time delay td is
adjusted to 520 ns and the peak current of T2 iC,T is reduced to 385A. After six steps the system
ﬁnds the optimal delay time, which is around td,opt = 600 ns and the peak current of T2 iC,T is
about 352A. The start-up routine applies one more step, the time delay td is increased to 680 ns
and the peak current of T2 iC,T raises up to approximately 452A. Eventually, the algorithm detects
a raise of the current and decreases the delay by 80 ns achieving td,opt after eight steps. Thus the
result of step 8 is equivalent to that of step 6.
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(a) Initial condition. td = 0
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(b) After 3 steps. td = 360 ns
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(c) After 5 steps. td = 520 ns
100
0
200
300
400
500
-200
-300
-100-10
-15
-20
0 0.2 0.4
time /μs
0.6 0.8 1 1.2 1.4 1.6 1.8 2
-5
0
5
10
G
at
e-
em
itt
er
 v
ol
ta
ge
 v
G
E
 /V
C
ol
le
ct
or
 c
ur
re
nt
 i C
 /A
15
20
vGE,T
iC,T
iD,RC
vGE,RC
previous value
352 A
-152 A
(d) After 6 steps. td = 600 ns
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(e) After 7 steps. td = 680 ns
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(f) After 8 steps. The optimal delay was found one
step backward (equivalent to step 6).
Figure 4.18: Veriﬁcation of the operation of the start-up routine (V CC = 500V, ID,RC = 200A, T j =
25 ◦C, RG,OFF,D = 1.18Ω).
4.5 CONTROLSCHEMEFORACONVERTERWITHSINUSOIDAL LOAD
CURRENT
The application of RC-IGBTs in a voltage source converter features several advantages (see Sec-
tion 4.1 pp. 50-51). The experimental investigations showed that, additionally, switching losses
could be reduced if a suitable PT pulse is used. However, the incorrect application of PT pulse can
increase the switching losses and can even lead to short circuits. This section presents a suitable
scheme for pulse generation for a 2L-VSC converter with RC-IGBTs. Ideal waveforms of a stan-
dard PWM for a 2L-VSC converter with conventional IGBTs and diodes are presented in Fig. 4.19.
The IGBT modulation signal s1 is the inverse of the IGBT modulation signal s2 (s1 = s2). A delay
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Figure 4.19: Ideal modulation signals and sinusoidal output current of a standard PWM waveforms
of a 2L-VSC converter with conventional IGBTs/diodes. (a) PWM modulation signals, and (b)
equivalent circuit for one phase of a 2L-VSC.
time between turn-off transients and turn-on transients is usually introduced to avoid dynamic
short circuit currents during commutations in real converters (e.g. [52]).
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Figure 4.20: On-state voltage of the consid-
ered (200A / 1200V) RC-IGBT acting as a
diode at different gate-emitter voltages vGE.
T j = 25◦C.
When RC-IGBTs are used in a converter and
they act as a diode, their trigger signals should
only include the PT pulses. Thus the on-
state voltage, and consequently, the on-state
losses of the RC-IGBT are reduced [11,44,45].
Fig. 4.20 shows the diode on-state character-
istic of the (200A / 1200V) RC-IGBT being con-
sidered. The on-state voltage of the RC-IGBT
in diode mode (v f = −vCE,RC) is increased by
60% if a gate-emitter voltage vGE,RC of 15V in-
stead of −7.5 V is applied.
An example of the pulse modulation for the
2L-VSC converter with RC-IGBTs is shown in
Fig. 4.21. If the load current iL is positive, the
RC-IGBT T2 acts as a diode; if iL is negative,
the RC-IGBT T1 acts as a diode. The pulse
generation scheme must be able to:
• apply the PT pulse and to disable the conventional modulation signal when the RC-IGBT
acts as a diode, and
• apply the PT pulse with a reduced gate turn-off resistance value.
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Figure 4.21: Ideal modulation signals and sinusoidal output current waveforms of a 2L-VSC con-
verter with RC-IGBTs. (a) Modulation signals, and (b) equivalent circuit for one phase of a 2L-VSC.
Fig. 4.22 shows a concept diagram of the proposed scheme to generate the trigger pulses, where
the following stages can be depicted:
• Pulse generation: This stage contains an algorithm in a digital platform (e.g. FPGA), which
is used to obtain td,opt automatically and to generate suitable trigger pulses for a 2L-VSC
with RC-IGBTs.
• Current estimation: This stage estimates a time which is equivalent to the sum of the
on-state current in the RC-IGBT in diode mode ID,RC and the reverse recovery peak cur-
rent IRR,D,RC (ID,RC+IRR,D,RC) according to the method explained in Sections 3.1.2 and 4.4.1.
This function is implemented in the GDU and it is used to determine td,opt as explained in
section 4.4.
• vCE measurement: This stage is used to determine whether the RC-IGBT acts as a diode
or as an IGBT. This function is implemented in the GDU.
• Output stage with two gate turn-off resistances: This stage is used to trigger the
RC-IGBT with appropriate gate turn-off resistances. This function is implemented in the
GDU.
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Figure 4.22: Block diagram of the trigger pulse generation for a 2L-VSC converter with RC-IGBTs.
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4.5.1 Determination of the state of the RC-IGBT
The operation of a RC-IGBT with pre-trigger pulses when it acts as a diode requires a detection
method to ascertain, if the RC-IGBT operates in IGBT or diode mode (see Fig. 4.21). In the pro-
posed scheme, the state of the RC-IGBT (diode or IGBT) is determined by measuring the collector-
emitter voltage vCE,RC of the RC-IGBT, similar to the method presented in Section 2.6.2.1. If the
RC-IGBT acts as a diode and carries current (e.g. iD,RC = −iS,RC > 0), the voltage vCE,RC is equiva-
lent to the negative value of the on-state voltage of a diode v f (e.g. vCE,RC = −v f ≈ −2V). If the
RC-IGBT acts as an IGBT in on-state mode, the current iS,RC is positive (e.g. iC,RC = iS,RC > 0)
and vCE,RC is equivalent to the saturation voltage of an IGBT V CE,sat which is a small positive value
(e.g. vCE,RC = V CE,sat ≈ +3V).
The implementation of the detection scheme is presented in Fig. 4.23. The collector-emitter volt-
age of the RC-IGBT vCE,RC is sensed through the diode D1 and the voltage, vCEm,sat, is compared
with a small reference voltage Vref,sat close to 0V. The output signal of the comparator is sent to
the FPGA as an isolated digital signal vcmp,sat, which is an indicator of the state of the RC-IGBT
in the on-state mode (IGBT or diode mode). A logical "1" of vcmp,sat indicates that the RC-IGBT
acts as an IGBT. Thus the PWM signal is applied and the PT pulse is disabled. On the contrary,
a logical zero of vcmp,sat indicates that the RC-IGBT acts as a diode. Thus the PT pulse is applied
and the PWM signal is disabled.
The measurement of the collector-emitter voltage as a polarity change of the collector current
through the RC-IGBT iS,RC is presented in Fig. 4.24. This ﬁgure shows collector currents at two
different diC/dt and the respective collector-emitter voltages. During the zero crossing of the
current, the collector-emitter voltage changes its polarity.
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Figure 4.23: Proposed scheme for the detection of the on-state current iS,RC direction in an
RC-IGBT.
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70 Chapter 4 Reverse conducting IGBTs
4.5.2 Selection of a reduced gate turn-off resistance (Output stage with
two gate turn-off resistances)
The output stage is used to charge and to discharge the input capacitances of the RC-IGBT in
order to turn it on or off. The RC-IGBT is driven by an output stage with BJTs and two different
gate turn-off resistances, as shown in Fig. 4.25. When the RC-IGBT acts as an IGBT, it is turned
off with a standard gate turn-off resistance RG,OFF, triggered by the signal pulse s. When the
device is in diode mode, it is turned off with a reduced gate turn-off resistance RG,OFF,D (RG,OFF,D
 RG,OFF), triggered by the signal pulse sR. The signals s and sR are generated by a digital
platform, in this case an FPGA.
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Figure 4.25: GDU output stage scheme with two gate turn-off resistances.
4.5.3 Trigger pulse generation for 2L-VSC phase leg with RC-IGBTs and si-
nusoidal output current (Pulse generation)
This section presents an algorithm to generate the trigger pulses for the RC-IGBTs including the
timing for the application of the PT pulse.
Figure 4.26 shows a block diagram of the algorithm controlling a 2L-VSC phase leg. The signals
so1 and so2 are the conventional modulation signals, generated e.g. by a PWM or a space vector
modulation scheme. The signals sd1 and sd2 correspond to the modulation signals including the
dead time tdead.
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Figure 4.26: Block diagram of the algorithm to generate the trigger pulses for a 2L-VSC phase leg
with RC-IGBTs.
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The PT generator block generates the PT pulses PPT1 and PPT2 after every high to low transition of
sd1 and sd2. The signals generator block selects the application of the PT-pulse or the conventional
modulation signal (e.g. PWM). After a low to high transition of the PPT1 and PPT2, the state of
the RC-IGBTs T1 and T2 (diode or IGBT mode) is acquired by the signals vcmp,sat1 and vcmp,sat2
respectively. If the RC-IGBT acts as a diode, its respective trigger signal s1 or s2 only includes the
PT pulse, and the device is turned off with a reduced gate turn-off resistance RG,OFF,D, triggered
by its respective signal sR1 or sR2. However, if the RC-IGBT acts as an IGBT, its respective trigger
signal s1 or s2 includes the conventional modulation signals, and the device is turned off with a
standard gate turn-off resistance RG,OFF. Example waveforms can be appreciated in Fig. 4.27.
The start of the PT pulse (tstart) is determined by
tstart = t1 − t0 = tdead − tPT + td , (4.1)
where tdead is the duration of the dead-time (t2 − t0), tPT is the length of the PT pulse (t3 − t1) and
td is the delay time of the PT pulse (t3 − t2).
In the example presented in Fig. 4.27 the dead time is tdead = 2 μs, the length of the PT pulse is
tPT = 1.5 μs and the delay time is td = 0.5 μs. Therefore, the PT pulses PPT1 and PPT2 are generated
1 μs (2 − 1.5 + 0.5) after the high to low transition of sd1 and sd2 respectively. The direction of
RC-IGBT T2 collector current iS,RC2 is measured during the low to high transition of the PT signal
PPT2 (instant t1) as an input for the algorithm to determine whether the RC-IGBT T2 acts as a
diode or as an IGBT. In the case shown in the Fig. 4.27, the output load current iL is positive,
which means that RC-IGBT T1 acts as an IGBT (vcmp,sat1 = 1) and that RC-IGBT T2 acts as a diode
(vcmp,sat2 = 0). The trigger pulses s1 and s2 are sent to the GDU, where s2 only includes the
PT pulse signal. After a high to low transition of the applied PT pulse, the reduced gate turn-off
resistance RG,OFF,D is triggered by the signal s2R.
It should be noted that this scheme has some complications when the load current is small or
during zero-crossing. Under some circumstances, a short circuit can occur when the PT pulse
is applied. An example of this situation is presented in Fig. 4.28. During the phase t0 − t3 the
RC-IGBT T2 is in the conducting state and acts as a diode. After the falling edge of the signal sd2
(instant t1), the PT pulse is generated and the measurement of the signal vcmp,sat2 is triggered at
t2. Then, the PT pulse is applied during the time interval t2 − t5.
During the time interval t3 − t4 the load current changes direction. After the current polarity
change, T2 acts as an IGBT. At t4 the RC-IGBT T1 is turned on. During the interval t4 − t5 both
semiconductors are in the conduction state and in IGBT mode, which causes a short circuit for
a short period of time. After the turn-off of the PT pulse at t5, the short circuit stops and the
RC-IGBT T1 is in the conduction state. It should be noted that the turn-off transient of a short
circuit current with the low gate resistance RG,OFF,D could lead to large over-voltages which could
destroy the RC-IGBT.
In order to avoid this possible short circuit, the PT pulse is not applied for small current levels,
as shown in Fig. 4.29. If the load current |iL| ≤ |IL,lim| (gray area), the PT pulses are disabled and
standard modulation pulses are applied (t2 − t3).
A current limit IL,lim is deﬁned by the following equation:
IL,lim ≥ didt · tPT. (4.2)
A typical diC/dt of the load current for IGBTs with a rating of 200A for motor drive applications
is around 0.23A/μs. Therefore the minimum value of the current limit IL,lim where the PT pulse
should be disabled is:
IL,lim ≥ 0.23 Aμs · 1.5 μs ≥ 0.345A. (4.3)
The current limit IL,lim can be adjusted by modifying the value of the reference voltage (Vref,sat) in
the current direction detection scheme (Fig. 4.23). Even if a safety margin is used for the choice
of IL,lim, the current band in which conventional gate signals are applied is small in comparison to
the peak converter current, so that the negative inﬂuence on converter losses is low.
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Figure 4.27: Ideal waveforms of the scheme to generate the optimized trigger pulse of a 2L-VSC
converter with RC-IGBT.
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Figure 4.28: Example of a short circuit situation in an RC-IGBT with PT pulse.
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Figure 4.29: Ideal waveforms of the control strategy for a 2L-VSC phase leg with RC-IGBTs and
current limitation for the application of the PT pulse.
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4.5.4 Experimental results
The pulse generation was experimentally tested in one phase of a 2L-VSC converter, as shown
in Fig. 4.30. The high-side semiconductor device (T1) is an RC-IGBT and the low-side switch (T2)
is a standard IGBT with an inverse diode. Throughout the test, the RC-IGBT is operated in diode
mode. Table 4.6 summarizes the test conditions.
Table 4.6: Test conditions for the investigation of the optimized pulse generation
Variable Value Description
VCC 75V DC-link voltage
L 152 μH Load inductance
diC/dt 0.23A/μs Maximal current change rate
T j 25◦C Ambient temperature
tPT 1.5 μs Pre-trigger pulse length
T1 — Reverse conducting IGBT (RC-IGBT) 200A / 1200V
T2 FF650R17IE4 650A / 1700V IGBT from Inﬁneon
Three different situations were studied: a positive load current, a negative load current and a
current zero-crossing situation.
The experimental results are presented in Fig. 4.31, which depicts the collector current through
the IGBT (iC,T), the current through the diode of the RC-IGBT (iD,RC), the V CE,sat measurement of
the RC-IGBT V CEm,sat (deﬁned in Fig. 4.23), the indicator of the state of the RC-IGBT signal in the
on-state mode (vcmp,sat), the gate-emitter voltage of the IGBT (vGE) and the gate-emitter voltage
of the RC-IGBT (vGE,RC).
The RC-IGBT acts as a diode during t < 1100 μs, and therefore the PWM signal is disabled and
the PT pulse is enabled, but during t > 1100 μs the RC-IGBT acts as an IGBT. Consequently the
PWM signal is enabled and the PT pulse is disabled for the RC-IGBT.
Results for a positive load current iL are presented in Fig. 4.32. In this case, the RC-IGBT acts
as a diode, which means the PT pulse is applied. This is evident in the gate-emitter voltage
vGE,RC of the RC-IGBT, where the PT pulse is applied approximately between 725 and 726.5 μs.
The discharge of the RC-IGBT input capacitance lasts approximately 300 ns, due to the reduced
gate turn-off resistance RG,OFF,D. The measurement of V CE,sat and consequently the signal vcmp,sat
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Figure 4.30: Equivalent circuit and photo of 2L-VSC phase leg for the veriﬁcation of the proposed
pulse generation scheme.
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Figure 4.31: Experimental results of the proposed pulse generation for the RC-IGBT (V CC = 75V,
T j = 25◦C).
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Figure 4.32: Experimental results, detailed view on a positive current iD,RC (V CC = 75V, T j = 25◦C).
presents a disturbance inﬂuenced by the gate-emitter voltage of the RC-IGBT and by the occurring
diD,RC/dt.
When the load current iL is negative, see Fig. 4.33, the RC-IGBT operates in IGBT mode. There-
fore, the conventional PWM signal is applied. This can be seen by way of the gate-emitter voltage
of the RC-IGBT vGE,RC, where the PWM signal terminates before the turn-on of IGBT T2, due to
the dead time. The input capacitance of the RC-IGBT is discharged in around 900ns through the
standard gate turn-off resistance RG,OFF. The oscillation of V CE,sat and the voltage spike of vcmp,sat
are caused by EMI disturbances (in particular the diD,RC/dt).
A zero-crossing situation of the load current iL is presented in Fig. 4.34. The collector-emitter
voltage vCE changes from negative to positive which leads to a change of polarity of vcmp,sat.
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When the collector current iD,RC is lower than 1A, vcmp,sat changes from 0 to 1 enabling the
PWM signals and disabling the PT pulse. In this case, the current limit IL,lim is 1A, allowing safe
operation of the 2L-VSC with RC-IGBTs. The oscillations of vcmp,sat can be reduced by increasing
the hysteresis of the comparator.
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Figure 4.33: Experimental results, detailed view with a negative current iD,RC (V CC = 75V, T j =
25◦C).
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Figure 4.34: Experimental results, detailed view of zero-crossing of the current iD,RC (V CC = 75V,
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Figure 4.35: 2L-VSC converter topology used in the simulation.
4.5.5 Saving potential of switching losses
A simple realization of the PT pulse can be achieved if the optimal delay time td,opt obtained auto-
matically remains constant during the entire load current range of operation for a given converter.
The results presented in Section 4.3.2 showed that an adaptation of td,opt to the current value
can be avoided for DC-Link voltage V CC ≥ 500V. Despite of the slight dependency of td,opt on the
collector current, there is a speciﬁc value which minimizes the total switching losses of a 2L-VSC
(Fig. 4.35). Therefore, the converter with IGBT and RC-IGBTs operating in diode mode has been
simulated with MATLAB, Simulink and PLECS to calculate the converter losses for different val-
ues of td,opt. The device switching losses for the simulation have been experimentally obtained
and adapted to the simulation conditions.
Fig. 4.36 shows device switching losses of the turn-off transient of the RC-IGBT operating in diode
mode (WOFF,D,RC). During the experimental investigation, four td,opt values were determined at four
different current levels: 10A (td,opt-10), 50A (td,opt-50), 100A (td,opt-100) and 200A (td,opt-200). These
value of td,opt were applied to the entire current load range 10A< iL < 200A and the switching
losses were compared to the switching losses of a standard diode (Diode). The experimental
results show high switching losses when the calculated td,opt-200 is used with a collector current
of 10A. The corresponding turn-off losses WOFF,D,RC are approximately 95 times higher than the
separate diode switching losses, whereas, with a td,opt-200 for a collector current of 200A, the
switching losses are reduced by 50% compared to the standard diode.
Fig. 4.37a shows the IGBT turn-on losses of the IGBT (WON,T). Applying the value td,opt-200 to a
collector current of 10A causes an increase of the switching losses by a factor of 5 compared
to the losses when a separate diode is used, whereas when the collector current is 200A, the
losses are reduced by approximately 13%.
4.5.5.1 Simulation of the 2L-VSC with sinusoidal load current
A 2L-VSC with a sinusoidal load current was simulated to estimate the potential reduction of
losses when RC-IGBTs with suitable trigger pulses are used instead of separate diodes. Six
different simulation conﬁgurations (SimC) have been simulated and analysed. In the simulation,
the RC-IGBT is in diode mode. The simulation conditions and the simulation conﬁgurations are
presented in Table 4.7.
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Figure 4.36: Device turn-off losses WOFF,D,RC for different td,opt (V CC = 500V, T j = 25◦C).
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Figure 4.37: IGBT switching losses for different td,opt (V CC = 500V, T j = 25◦C).
Table 4.7: Conditions of the simulation of the 2L-VSC with sinusoidal load current
Variable Description
VCC 750V
iph 100A rms
T j 25 ◦C
Power Factor cosϕ 1 and −1
Switching frequency f sw 4 kHz
PWM modulation index ma 0.88
Simulation conﬁguration 1 (SimC1) IGBTs with separate diodes
Simulation conﬁguration 2 (SimC2) IGBTs with RC-IGBTs, td = td,opt-10
Simulation conﬁguration 3 (SimC3) IGBTs with RC-IGBTs, td = td,opt-50
Simulation conﬁguration 4 (SimC4) IGBTs with RC-IGBTs, td = td,opt-100
Simulation conﬁguration 5 (SimC5) IGBTs with RC-IGBTs, td = td,opt-200
Simulation conﬁguration 6 (SimC6) IGBTs with RC-IGBTs without PT pulse
The simulation has been carried out according to the 2L-VSC converter and the IGBT models
described in [53, 54]. The results of the simulation with a power factor cosϕ = 1 are shown in
Fig. 4.38 and Table 4.8. The ﬁgure and table show the conduction power losses PCON,T for the
4.5 Control scheme for a converter with sinusoidal load current 79
IGBT and PCON,D,RC for the RC-IGBT, the turn-off power losses POFF,T for the IGBT and POFF,D,RC
for the RC-IGBT and the turn-on power losses PON,T for the IGBT. Additionally, the table shows
the total power losses, deﬁned by:
PTotal = PCON,T + POFF,T + PON,T + PCON,D,RC + POFF,D,RC. (4.4)
Moreover, the results are compared to the total power losses when a separate diode is used
instead of an RC-IGBT.
The lowest total losses were obtained with simulation conﬁguration 3 (SimC3), where 11.7%
of the total losses are IGBT turn-on power losses (PON,T) and 4.1% are diode turn-off power
losses of an RC-IGBT (POFF,D,RC). Moreover, the total losses of the converter were reduced by
3.2% compared to the losses of a converter with separate diodes. If the RC-IGBT is used with
conventional PWM gate signal pulses (SimC6), the total power losses are increased by 23.7%
compared to the power losses of a converter with separate diodes.
Table 4.8: Power loss distribution for cosϕ = 1
Test
IGBT Diode/RC-IGBT
PTotal /W Comparison in%
PCON,T /W POFF,T /W PON,T /W PCON,D,RC /W POFF,D,RC /W
45.3 35.1 14.8 9.4 8.10 112.7
100 %SimC1
[40.2 %] [31.2 %] [13.1 %] [8.3 %] [7.2 %] [100 %]
45.3 36.2 13.1 10.4 5 109.9
SimC2
[41.2 %] [32.9 %] [11.9 %] [9.4 %] [4.5 %] [100 %]
97.5 %
SimC3
45.3 36.3 12.7 10.4 4.4 109.2
96.8 %
[41.5 %] [33.3 %] [11.7 %] [9.5 %] [4.1 %] [100 %]
45.3 35.8 13.7 10.4 5.8 111
SimC4
[40.9 %] [32.3 %] [12.3 %] [9.3 %] [5.2 %] [100 %]
98.4 %
SimC5
45.3 35 18.3 10.4 65.3 174.3
154.6 %
[26 %] [20.1 %] [10.5 %] [5.9 %] [37.5 %] [100 %]
45.3 36.2 24.3 15.4 18.3 139.5
SimC6
[32.5 %] [25.9 %] [17.4 %] [11 %] [13.1 %] [100 %]
123.7 %
When the 2L-VSC is used in generation mode (cosϕ= −1), the total power losses using RC-IGBTs
and SimC3 are 0.7% higher than the losses using separate diodes (Fig. 4.39 and Table 4.9), due to
the higher conduction losses of the RC-IGBT compared to a standard diode. When the RC-IGBT
is used with conventional PWM gate signal pulses, the power losses are 46.1% higher than the
power losses of a converter with diodes.
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Figure 4.38: Simulated power losses of a 2L-VSC with sinusoidal load current (V CC = 750V,
iph,RMS = 100A, f sw = 4 kHz,cosϕ = 1, ma = 0.88).
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For a power factor of cosϕ= 1, the conﬁguration with RC-IGBTs showed slightly lower power
losses than the conﬁguration with IGBTs and separate diodes, with a total power loss reduction
of approximately 3.2%. However, for a power factor of cosϕ= −1 the conﬁguration with RC-IGBTs
and the conﬁguration with separate diodes demonstrated comparable power loss.
0
0.05
0.1.
0.15
0.2
Av
er
ag
e 
po
we
r (
kW
)
 
 
 
 
SimC1 SimC2 SimC3 SimC4 SimC5 SimC6
PCON,T
PCON,D,RC
POFF,T
PON,T
POFF,D,RC
Figure 4.39: Simulated power losses of a 2L-VSC with sinusoidal load current (V CC = 750V,
iph,RMS = 100A, f sw = 4 kHz,cosϕ = -1, ma = 0.88).
Table 4.9: Power loss distribution for cosϕ= −1
Test
IGBT Diode/RC-IGBT
PTotal /W Comparison in%
PCON,T /W POFF,T /W PON,T /W PCON,D,RC /W POFF,D,RC /W
SimC1
8.1 35.1 14.8 53.6 8.1 119.6
100 %
[6.7 %] [29.4 %] [12.3 %] [44.8 %] [6.8 %] [100 %]
8.1 36.2 13.1 58.9 5 121.2
SimC2
[6.6 %] [29.8 %] [10.8 %] [48.6 %] [4.1 %] [100 %]
101.3 %
SimC3
8.1 36.3 12.7 58.9 4.4 120.4
100.7 %
[6.7 %] [.2 %] [10.6 %] [48.9 %] [3.7 %] [100 %]
8.1 35.9 13.6 58.9 5.8 122.2
SimC4
[6.6 %] [29.3 %] [11.2 %] [48.2 %] [4.7 %] [100 %]
102.1 %
SimC5
8.1 35 18.2 58.9 65.1 185.3
154.9 %
[4.3 %] [18.9 %] [9.8 %] [31.8 %] [35.1 %] [100 %]
8.1 36.2 24.3 88 18.3 174.9
SimC6
[4.6 %] [20.7 %] [13.9 %] [50.3 %] [10.5 %] [100 %]
146.1 %
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4.6 IMPLEMENTATION CONSIDERATIONS
For the above-mentioned investigations, a GDU was designed to accomplish the basic techno-
logical requirements of RC-IGBTs. The GDU, shown in Fig. 4.40, consists of the following main
blocks.
• Communication stage: connects the GDU with the FPGA through cat 5e cables and dif-
ferential line receiver/transmitter
• Isolation stage: isolates the control signals from the high power signals with a maximum
working insulation voltage of 1414V and 150Mbps of signal rate
• Power supply: generates supply voltages of +15V and −7.5 V for the output stage.
• Power stage: recharges the RC-IGBT input capacitances using a push-pull ampliﬁer
• Measurement stage: measures vbond voltage of the semiconductor in order to estimate
the current through the device, and measures the V CE,sat voltage in order to determine the
current direction through the semiconductor
A block diagram of the GDU is presented in Fig 4.41. The GDU is controlled by an external control
platform, based on a Spartan-3 FPGA from Xilinx. The FPGA and the GDU are connected through
twisted pair cables (cat 5e). The number of necessary connections is the main disadvantage of
this implementation. There are 5 signals from the FPGA to the GDU and 3 signals from the GDU
to the FPGA. In total, this implementation needs 8 communication signals. The limited number
of ports on industrial control platforms as well as costs and reliability considerations are the main
reason, therefore, that the realized GDU concept would require changes for adaptation into a real
industrial application.
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Figure 4.40: PCB of the GDU prototype to control the RC-IGBT.
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Figure 4.41: Functional block diagram of the GDU concept for the RC-IGBT.
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Figure 4.42: Block diagram of a proposed digital GDU for the RC-IGBT.
One possible realization option for an industrial implementation could be a digital GDU, which
includes a micro-controller or an FPGA. In that case the central control unit could send nor-
mal modulation pulses to the GDU, and the GDU generates and controls the application of the
PT pulse independently. A diagram of the proposed solution is presented in Fig. 4.42. This pro-
posal would need two communication signals, one from the central control to the GDU and one
vice versa, using a suitable communications protocol.
4.7 SUMMARY
This chapter presented the investigation of a feasible scheme to operate RC-IGBTs with reduced
losses compared to a conventional PWM scheme. In the ﬁrst section, the structure and function
of the RC-IGBT were described. The losses of the RC-IGBT operating in diode mode can be
reduced by applying a desaturation pulse before and during the diode turn-off transient [12], and
during the conduction state by setting the gate-emitter voltage of the RC-IGBT to a value below
0V (vGE,RC< 0V).
The second and third sections showed the experimental investigation of the inﬂuence of the
PT pulse on the switching losses. An optimal delay time td,opt of the PT pulse can reduce the
switching losses e.g. by 35% in the IGBT and by 60% in the RC-IGBT in diode mode, compared
to the switching losses when a RC-IGBT without a PT pulse is used. Compared with a standard
diode, the RC-IGBT with a PT pulse demonstrated e.g. 20% lower turn-off losses, and also
reduced the turn-on losses of an IGBT e.g. by 25%.
According to the investigation, the pulse length of the PT pulse tPT can remain constant and
should be longer than 1.5 μs in order to minimize the switching losses. Moreover, the RC-IGBT
should be controlled with two different gate turn-off resistances. If the RC-IGBT acts as a diode,
the gate turn-off resistance value RG,OFF,D of the RC-IGBT must be as low as possible.
The optimal delay time td,opt of the PT pulse only slightly depends on the collector current and T j
when the DC-Link voltage V CC is higher than 500V. Therefore, td,opt can be found at one collector
current level and be applied for the entire current operating range of the device. However, a
deviation of ±40 ns from td,opt causes an increases of the switching losses and could even cause
a short circuit, so appropriate protection measures must be taken.
A scheme to ﬁnd the value td,opt automatically was presented in the fourth section, where the
current through the RC-IGBT is estimated with the sensed voltage across the emitter stray induc-
tance. The ﬁfth section presented a scheme to generate the GDU signals suitable for a 2L-VSC
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converter with RC-IGBTs. Thus, the conduction losses can be reduced by 60% compared to the
losses of the RC-IGBT with conventional signals. This scheme also includes a strategy to avoid
possible short circuits.
In addition, a 2L-VSC conﬁguration with RC-IGBTs instead of one with a separate diode was
simulated to investigate the power losses. The simulation results showed a power loss reduction
of about 3.2% of the total power losses for a power factor cosϕ= 1. For a power factor cosϕ= −1
the RC-IGBT and the switch conﬁguration with a separate diode had similar power losses.
The RC-IGBT can be an alternative to a conventional IGBT– diode conﬁguration. However, this
semiconductor device requires extra effort to generate suitable trigger signals. Nevertheless, the
concepts presented in this chapter provide ideas and options for possible industrial implementa-
tions, in particular for 2L-VSC converters.
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5 SELECTED GATE DRIVE UNIT
INNOVATIONS
This chapter presents new concepts for various GDU functions. The following topics are ad-
dressed:
• Static balancing of IGBTs connected in parallel,
• fast short circuit protection,
• switching loss reduction , and
• operation of IGBTs with a higher gate-emitter voltage.
The GDU function concepts have been experimentally tested in a buck converter with primePACKTM
IGBT modules. For each GDU concept, the principle, design, implementation (hardware and soft-
ware) and the experimental results are presented and analysed in the following sections.
5.1 STATIC BALANCING OF IGBTS CONNECTED IN PARALLEL
The increasing demand for large converter power ratings and the physically limited maximum
current of semiconductor devices have made a parallel connection of these an attractive approach
for high power applications. The parallel connection of IGBTs is already a widely used approach
in high power converters. However, the current through the IGBTs may not be symmetrically
distributed between the parallel-connected switches, as shown in Fig. 5.1. The imbalance may
be caused by differences of device parameters such as V CE,sat, VGE,th, internal gate resistances,
and/or GDU differences (e.g. time delays in the gate signals, differences of RG,ON, etc) or an
asymmetrical power part (e.g. regarding stray inductance). Current imbalance occurs during the
on-state (static operation) and/or during switching transients (dynamic operation). An imbalance
of the collector currents limits device utilization and converter power.
The dynamic imbalance can be addressed using a GDU with diC/dt control, as published in [55],
or with a delay time compensation method [40, 56, 57]. In the latter, the dynamic imbalance
is compensated by delaying the gate signals of the parallel connected IGBTs. The optimal delay
time can be found by measuring the collector current with a Rogowski coil [56]. A simpler method
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Figure 5.1: Current imbalance in two parallel connected IGBTs in the on-state.
based on a delay time compensation scheme has been proposed in [40,57]. In this scheme, the
power-emitter to auxiliary-emitter voltage is used as an indirect measurement of the collector
current changes. An algorithm determines the corresponding delay time differences between
the collector currents iC of parallel connected IGBTs. This new scheme provides an inexpensive
and reliable delay time compensation for achieving symmetrical collector currents at the turn-on
and turn-off transients of parallel connected IGBTs.
In order to achieve a current balance in the on-state of IGBTs connected in parallel, various ap-
proaches have been proposed. Most of them are based on device de-rating and/or selection.
However, a de-rating of the semiconductors devices [58, 59] reduces die utilization and, conse-
quently, increases costs. Selecting semiconductor devices [58, 59] according to certain device
parameters (e.g. gate-emitter threshold voltage, switching times, on-state voltage, etc.) causes
additional costs as well as presenting challenges for service and maintenance.
Collector currents in the on-state of parallel connected IGBTs can be balanced by means of an ac-
tive adjustment of the gate-emitter voltage, and a measurement of the collector current [60–62].
Additional current sensors are needed to implement this scheme, which reduces the versatility
of this approach.
One measure to achieve balanced currents is a symmetrical power part design (e.g. regarding
stray inductances) [63–65]. But this approach generates higher development and manufacturing
costs. Besides, it adds limitations to the mechanical layout and design of the converter.
This section considers the current balancing of parallel connected IGBTs in the on-state. The
proposed concept is simple and the additional expense is low.
5.1.1 Principle of the method
The new method for the static balancing of the collector currents is based on the dependency
of the conductivity of the IGBT on the gate-emitter voltage vGE. The output characteristics of
two IGBTs connected in parallel at two different gate-emitter voltages vGE is shown in Fig. 5.2.
IGBTs connected in parallel share the same saturation collector emitter voltage V CE,sat. The IGBTs
conduct different collector currents at different gate-emitter voltages, vGE1 and vGE2.
Figure 5.3 shows the output characteristics of the (1400A / 1200V) IGBT FF1400R12IP4 from In-
ﬁneon as an example. The IGBT conducts 1100A at a gate-emitter voltage vGE of 13V and V CE,sat
of 2 V. However, using a gate-emitter voltage vGE of 15V, the collector current is approximately
1250A.
The collector currents through the IGBTs connected in parallel are balanced by means of the ac-
tive control of the gate-emitter voltages vGE. A balance controller calculates a correction factor
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Figure 5.3: Output characteristics iC = f (vCE),
(1400A / 1200V) IGBT FF1400R12IP4, T j =
150◦C.
for each current, which corresponds with either a reduction or an increase of each gate-emitter
voltage. For example, if two IGBTs are connected in parallel and the ﬁrst IGBT carries 25% more
current than the second IGBT, the currents could be balanced in the following manner: The gate-
emitter voltage of the ﬁrst IGBT is reduced, which increases the on-state voltage of the ﬁrst IGBT
for a given current. That means the resulting on-state resistance is increased. As a consequence,
the current through the second IGBT is increased, the current through the ﬁrst IGBT is reduced
and the collector emitter voltage is increased. Alternatively, the gate-emitter voltage of the sec-
ond IGBT could be increased. This would decrease the on-state voltage of the second IGBT for
a given current and decrease the resulting on-state resistance. As a consequence, the current
carried by the ﬁrst IGBT would decrease. However, to ensure safe performance, the gate-emitter
voltage must not exceed the maximum allowable gate-emitter voltage, or other limitations im-
posed upon this voltage, for example by short circuit operation, EMI issues, etc.
In order to determine the amount of stationary imbalance of the currents through the switches,
the currents can be estimated using the method proposed in Section 3.1. As an alternative,
the current can be measured using current sensors such as Rogowski coils, Hall-effect or other
measurement devices. However, it is not necessary to know precise current values, but only the
ratio(s) of the currents with respect to each other, which can be determined quite simply by using
the method described in Sec. 3.1.
5.1.2 Control of the gate-emitter voltage vGE
A block diagram of the GDU concept is shown in Fig. 5.4, where the IGBT is turned on and off
with MOSFETs in a half-bridge conﬁguration. Moreover, the turn-on gate-emitter voltage VGEon
can be modiﬁed by the gate unit power supply which includes a controllable DC-DC converter.
5.1.2.1 Gate unit power supply
As presented in Fig. 5.4, an IGBT driver is used as a push-pull output stage for a pulse transformer.
The control signal cS is a pulse-width modulated signal with a carrier frequency of 100 kHz. The
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Figure 5.4: Block diagram of the GDU concept with vGE modiﬁcation.
voltage vS alternates between 0V and 15V with the same frequency and duty cycle as cS. The
primary winding is connected in series with the capacitor C1, which generates a duty cycle de-
pendent bias voltage vC1 = DC ·15V, where DC is the duty cycle of cS. The voltage vin = VS−vC1
induces a voltage vA on the secondary winding of the transformer, which has a turns ratio of
1:2.4. The diodes rectify this voltage into two output voltages vC2 and vC3. These voltages are
limited by positive and negative voltage limiters. By altering the duty cycle of the PWM signal cS
and, thus, the voltage vC1, it is possible to alter the positive supply voltage V p and the negative
supply voltage V p.
As an example, the operation of the controlled DC-DC power supply is shown in Figure 5.5 at
two different duty cycles, 50% and 80%. Figure 5.5a shows the power supply operation with a
duty cycle of cS equal to 50%. The output voltage of the IGBT driver vS alternates between 0 and
15V. The voltage of the capacitor C1 vC1 corresponds to the mean value of vS, with an average of
7.5 V. The voltage vin alternates between −7.5 V and +7.5 V, and the voltage vA, which alternates
between −18V and +18V, is rectiﬁed by the diodes. Thereby, vC2 and vC3 amount to +18V and
−18V, respectively. After the positive and negative voltage limiters, the voltage V p and V n are
V p = +18V and V n = −8V.
Figure 5.5b presents the power supply operation for a duty cycle DC = 80%. Thus vC1 is 12V
in average. The voltage vin alternates between −12V and +3V. The voltage at the secondary
winding of the pulse transformer vA alternates between −28.8 V and +7.2 V. The voltage at the
capacitor C2 is vC2 = +7.2 V and at the capacitor C3 is vC3 = −28.8 V. After their corresponding
voltage regulators, the positive output voltage V p = +7.2 V and the negative output voltage V n =
−8V.
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Figure 5.5: Example of the DC-DC power supply operation. (a) DC= 50%, and (b) DC= 80%.
5.1.2.2 Concept for a faster adjustment of the gate-emitter voltage
Turning on the IGBTs with different gate-emitter voltages causes a coupling between the station-
ary and the dynamic current balancing [40]. In order to decouple them, both IGBTs are turned
on with VGEon = 15V and after the turn-on transient, the gate-emitter voltage vGE is modiﬁed if a
balancing of the collector currents is required.
Balancing the stationary currents by means of the duty ratio of the proposed DC-DC converter has
several advantages, such as simplicity, stability and robustness. However, the method has slow
dynamics because of the relatively high output capacitances of the DC-DC converters. This can be
improved by using smaller output capacitances C2, C3, Cp and Cn. However, smaller capacitances
also increase the voltage ripple of the output voltages, thus, deteriorating the stability of the
system.
An alternative or additional way to achieve a higher dynamic of vGE changes, is the modulation
of the gate-emitter voltage of the IGBT at a high frequency through the digital command sig-
nal s (Fig. 5.4). The internal gate-emitter capacitance CGE, the collector-gate capacitance CCG,
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Figure 5.6: Representation of an IGBT with internal capacitances and internal and external gate
resistance.
the internal and external gate resistors RG,int and RG form an RC low pass ﬁlter, as presented in
Fig. 5.6. The cut-off frequency of this ﬁlter (∼2MHz), for the considered (650A, / 1700V) IGBT
FF650R17IE4, depends on the capacitances CGE and CCG and the total gate resistance (RG,int +
RG). When the switching frequency of the trigger signal s is substantially higher than the cut-off
frequency of the low-pass ﬁlter, the gate-emitter voltage vGE is ﬁltered and the high frequency is
sufﬁciently attenuated at the gate terminal of the device.
Fig. 5.7 shows ideal waveforms of the supply unit and the power stage with a high frequency
modulation of the trigger signal s. The IGBT is turned on at the instant t1. Thus, the gate-emitter
voltage rises to the positive supply voltage V p which is at the voltage level +V. The trigger signal
s is held high until the turn-on transient of the IGBT has ended.
From instant t2, s is pulse-width modulated at a constant duty cycle and the gate-emitter voltage
vGE decreases rapidly. vGE shows a fast dynamic response e.g. less than 3 μs for a step from
15 to 11V for the considered (650A, / 1700V) IGBT FF650R17IE4. However, the positive supply
voltage V p shows a signiﬁcant voltage drop which also affects the stability of the generated
gate-emitter voltage vGE.
A fast dynamic response and a stable gate-emitter voltage can be achieved by combining the
proposed gate unit power supply concept with a high frequency PWM modulation of the IGBT
trigger signal. Fig. 5.8 shows an example of the waveforms for this method. At ﬁrst, the supply
voltage V p = +V is generated using a ﬁrst duty cycle d1 of the control signal cS.
The IGBT is turned on at instant t1 by setting the signal s to 1 and it is held in the on-state until
the IGBT turn-on transient has ended. At instant t2 (e.g. t2− t1 = 5 μs), the signal s is pulse-width
modulated at high frequency, the signal cS is set to zero, and thus, V p drops rapidly to the second
voltage level +V ′. At instant t3, the PWM of s is stopped and the signal s is held high. The signal
cS starts again with a new duty cycle d2, which keeps the voltage level +V ′. In this example, +V ′
is the desired voltage level for balancing the collector currents.
This method achieves a fast dynamic response e.g. vGE is modiﬁed from vGE = 15V to vGE = 12V
in less than 5 μs for the considered (650A, / 1700V) IGBT FF650R17IE4, and it features excellent
stability of vGE after adjusting V p to the desired voltage +V ′.
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Figure 5.7: Power supply voltage V p, gate-emitter voltage vGE and FPGA pulses for the gate-
emitter voltage variation method with a fast dynamic response
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Figure 5.8: Power supply voltage V p, gate-emitter voltage vGE and FPGA pulses for the gate-
emitter voltage variation method with a fast dynamic response and vGE stability of the adjustment.
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5.1.3 Experimental veriﬁcation
5.1.3.1 Gate drive unit description
A GDU featuring a variable gate-emitter voltage and the current estimation methods presented
in Section 3.1 was designed and built. The GDU is able to control a dual IGBT module with
a PrimePACK housing. Fig. 5.9 shows the GDU prototype, where the different functions are
highlighted. These comprise:
• A communication stage, which connects the GDU whit the FPGA through a cat 5e cable
and high speed differential drivers.
• An isolation stage, which isolates the control signal of the communication stage from the
signals of the power stage with a signal rate of 150Mbps.
• A power supply, where variable voltages for the output stage are generated and voltages
are controlled by a PWM signal from the FPGA.
• A power stage, where the IGBT input capacitances are recharged using a push-pull ampliﬁer.
• A measurement stage, which uses the voltage between power and auxiliary emitter to
estimate the collector current.
The interaction between the GDU stages and the FPGA is outlined in Fig. 5.10. The number of
communication signals is indicated.



 	
	

Comunication stage
Isolation stage
Bottom
 IGBT
Top
 IGBT
Figure 5.9: Gate unit PCB prototype for the static current balancing of IGBTs connected in parallel.
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Figure 5.10: Block diagram of the GDU prototype for the static current balancing of IGBTs con-
nected in parallel.
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(a) Experimental set-up circuit (T1 and T2: DUT).
(b) Photograph of the set-up.
Figure 5.11: Set-up used for the veriﬁcation of the scheme to balance the current of parallel
connected IGBTs.
5.1.3.2 Test description
A double-pulse test was used. The gate-emitter voltage vGE is actively adjusted. The topology and
a picture of the test prototype are presented in Fig. 5.11. Two half bridge IGBTs, T1 and T2, are
connected in parallel in a buck converter. They are triggered by the signals s1 and s2 respectively.
The mechanical layout of the set-up results in an asymmetric stray inductance Lσ for the IGBTs
connected in parallel. The test conditions are listed in the Table 5.1.
Table 5.1: Test conditions for the investigation of the static balancing of parallel connected IGBTs
Variable Value
T1, T2 FF650R17IE4 (650A / 1700V)
VCC 100...400V
IC 100...400A
T j 25 ◦C
PWM gate signal frequency 2MHz
5.1.3.3 Experimental results
Experimental results without any current balancing method (dynamic, stationary) are shown in
Fig. 5.12. Fig. 5.12a shows the collector currents of the IGBTs during their on-state. Fig. 5.12b
shows the gate-emitter voltages of the IGBTs. Figures 5.12c and 5.12d show the collector cur-
rents during the turn-on and turn-off transients, respectively. Figures 5.12e and 5.12f show the
gate-emitter voltages during the turn-on and turn-off transients, respectively.
The collector currents have a stationary imbalance of 100A during the on-state at a total collector
current iC1 + iC2= 800A. The imbalance is deﬁned as:
Imbalance =
∣∣∣∣ iC1 − iC20.5 · (iC1 + iC2)
∣∣∣∣%. (5.1)
The stationary imbalance reaches 25%. During the turn-on transient the dynamic imbalance
reaches 150A and during the turn-off transient 400A. Both IGBTs were turned on with a gate-
emitter voltage VGEon of 15V.
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Figure 5.12: Waveform for two IGBTs connected in parallel without dynamic and static current
balancing control (V CC = 400V, iL = 800A, T j = 25◦C). (a) Collector currents, (b) gate-emitter
voltages, (c) zoom-in of the collector currents during the turn-off transient, (d) zoom-in of the
collector currents during the turn-on transient, (e) zoom-in of the gate-emitter voltages during the
turn-off transient and (f) zoom-in of the gate-emitter voltages during the turn-on transient.
Fig. 5.13 presents the collector currents and gate-emitter voltages when the proposed stationary
current balancing scheme is used. In this case, the gate-emitter voltage is pulse-width modulated
during the whole operation for simplicity, instead of modulating it during a limited period of time.
The collector currents have been previously dynamically balanced using the delay time compen-
sation method [40,56,57]. In this case being investigated (e.g. Fig. 5.12), the IGBT T1 conducts a
larger current than the IGBT T2. Therefore, the gate-emitter voltage of the IGBT T1 was reduced
from 15V to approximately 12V, in order to reduce the current imbalance. The stationary current
imbalance was reduced from 100A to 20A during the stationary state, which means a reduction
from 25% to 5% accordingly to (5.1).
5.1.4 Closed loop control for two IGBTs connected in parallel
This section presents a closed-loop control scheme for two IGBTs connected in parallel, so that
static current balancing is achieved automatically. The control algorithm was implemented in an
FPGA. The balancing of the collector current of IGBTs connected in parallel depends on the
accuracy of the current estimation methods.
The collector current is estimated at every turn-off transient using the method current estimation
by integration (CEI) (Section 3.1.1). The gate-emitter voltage of the IGBT with the largest collector
current is reduced automatically. A block diagram of the algorithm is presented in Fig. 5.14. The
scheme operates as follows:
1. Dynamic balancing: The collector currents are dynamically balanced during turn-on and turn-
off transients by the delay time compensation scheme proposed in references [40, 56, 57].
Therefore, the current estimation method can estimate the collector current without addi-
tional error due to dynamic imbalance [40].
2. Estimation of the collector current: The collector currents iC1 and iC2 are estimated during
the IGBT turn-on and turn-off transients. The estimated currents are deﬁned as iC1m for the
collector current of the IGBT T1 and iC2m for the collector current of the IGBT T2.
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Figure 5.13: Waveforms for two IGBTs connected in parallel with dynamic and static current
balancing control (V CC = 400V, iL = 800A, T j = 25◦C). (a) Collector currents, (b) gate-emitter
voltages, (c) zoom-in of the collector currents during the turn-off transient, (d) zoom-in of the
collector currents during the turn-on transient, (e) zoom-in of the gate-emitter voltages during the
turn-off transient and (f) zoom-in of the gate-emitter voltages during the turn-on transient.
• If (iC1m > iC2m + k), the gate-emitter voltage vGE1 is reduced and vGE2 is kept at 15V
after the next turn-on transient. The block Dynamic balancing is repeated. The variable
k is a tolerance range, which deﬁnes an imbalance tolerance band for the collector
currents.
• If (iC2m > iC1m + k), the gate-emitter voltage vGE2 is reduced and vGE1 is kept at 15V
after the next IGBT turn-on transient. The block Dynamic balancing is repeated.
• If the above mentioned conditions are not fulﬁlled the collector current are considered
as balanced, then vGE1 and vGE2 are not modiﬁed. The gate-emitter voltage combination
that minimizes the collector current imbalance has been found.
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Figure 5.14: Block diagram of the closed-loop control algorithm for two IGBTs connected in par-
allel.
5.1.4.1 Experimental results of the closed-loop control algorithm
The algorithm was tested in a buck converter with two IGBT half bridge modules connected in
parallel. The test conditions are listed in Table 5.1.
Table 5.2: Test conditions for the veriﬁcation of the closed-loop control algorithm
Variable Value
Test Double pulse test
2xIGBT FF650R17IE4 (650A / 1700V)
VCC 300V
IC 350A
T j 25 ◦C
PWM gate-signal frequency 2MHz
Fig. 5.15 presents a sequence of waveforms with the closed-loop control algorithm. Each ﬁgure
shows the collector currents, the gate-emitter voltages and a zoom-in of the turn-on and turn-off
transients of the collector currents and gate-emitter voltages.
Initially iC1 is approximately 387A and iC2 is 286A after the ﬁrst current pulse. Both IGBTs have
been adjusted to achieve a good dynamic balance. The collector current stationary imbalance
reaches approximately 100A. After 42 steps, which means after 83 IGBT on-states, the gate-
emitter voltage of T1 vGE1 is reduced to approximately 13.5 V (mean value). The static imbalance
of the collector current is reduced to approximately 53A after the ﬁrst current pulse. After 61
steps, the stationary balance of the collector currents is achieved with a IGBT T1 gate-emitter vGE1
equal to approximately 13.3 V (mean value). The imbalance has been reduced to approximately
24A, which means an imbalance of 7% according to (5.1) with a total current of 675A.
98 Chapter 5 Selected gate drive unit innovations
0
200
400
600
800  
10
5
0
-5
15
v G
E/V
10
5
0
-5
15
v G
E/V
-100 0 100 200 300
t/μs
135 145 155
t/μs
180170 190
t/μs
-100 0 100 200 300
t/μs
Collector currents
Turn-on transient Turn-off transient Turn-on transient Turn-off transient
Gate-emitter voltages
 
i C/
A
0
200
400
600
800
i C/
A
135 145 155
t/μs
180170 190
t/μs
iC1iC2
iC1iC2
iC1iC2
vGE1vGE2
vGE1vGE2
vGE1vGE2
(a) Initial condition iC1 − iC2 = 101A (at the end of the ﬁrst current pulse).
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(b) After 42 steps iC1 − iC2 = 53A (at the end of the ﬁrst current pulse).
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(c) After 61 steps iC1 − iC2 = 24A (at the end of the ﬁrst current pulse).
Figure 5.15: Operation of the closed control loop algorithm for static balancing (V CC = 300V, iL =
675A, T j = 25 ◦C).
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5.2 FAST SHORT CIRCUIT PROTECTION METHOD (FSCP)
Applications using power converters, particularly high-power applications, typically demand high
robustness and reliability. Therefore, fault protection of the semiconductor devices is an im-
portant part of the converter protection scheme. This fault protection is required to avoid the
destruction of the semiconductor devices during a short circuit situation and, thereby, improve
the reliability of the converter. Short circuit can be categorized into two different types:
• Short circuit type I (SCI): The IGBT is turned-on during an existing short circuit in the output
circuit (e.g. load).
• Short circuit type II (SCII): A short circuit occurs while the IGBT is conducting.
One of the main features of IGBTs is the capability to limit and to withstand a short circuit for a
certain period of time. IGBT designers have to make a compromise between a high short circuit
withstand capability and performance during normal operation (e.g. losses). Presently, IGBTs
are typically designed to endure a short circuit of maximum duration 10 μs [16], which provides
enough time to detect the failure and turn off the device. The short circuit current depends on the
turn-on gate-emitter voltage VGEon value and normally amounts to 4. . .6 times the nominal current
ICN for common VGEon values, as deﬁned in the short circuit safe operation area SCSOA of the
IGBT provided by the manufacturer [66]. For instance, an IGBT with nominal ratings of ICN =
1400A and a nominal collector-emitter voltage V CE of 1700V (FF1400R17IP4 from Inﬁneon), is
able to withstand a short circuit current of 5600A for a duration of 10 μs (4 × ICN).
A large variety of short circuit protection schemes have been proposed in the literature, where
the most popular scheme is the monitoring of the collector-emitter saturation voltage V CE,sat of
the device [16,38] through high-voltage diodes. However, the measurement of V CE,sat requires a
blanking time, which may increase the response time of the short circuit protection system. It can
take up to 10 μs to turn off the IGBT during a short circuit. Such a delay causes a drastic rise of the
junction temperature T j of the device. In 1200V IGBTs the temperature can rise approximately
70 ◦C during the short circuit, according to the experimental results presented in this section.
This causes a high mechanical, thermal and electrical stress of the semiconductor device, which
could lead to its destruction.
In recent publications it has been proposed to turn off the IGBT immediately after the detection
of the short circuit, in order to achieve a faster response [67]. The short circuit can be detected
by measuring the current through the switch, which can be implemented with a Rogowski coil,
as presented in [36]. However, turning off the IGBT before the device is desaturated can cause a
destruction of the IGBT, since the device is being ﬂooded with carriers. If the IGBT is turned off
during this state, the diC/dt could be higher than the one at the turn-off of a totally ﬂooded IGBT.
Thus a higher vCE peak could occur [16].
Another scheme of short circuit protection is based on monitoring the diC/dt of the current
through the switch [68, 69]. An abnormal rate of diC/dt is used as an indicator of a possible
short circuit. The gate will be discharged if a short circuit is detected to reduce the short circuit
current through the switch. If another criterion conﬁrms the short circuit, the switch will be turned
off, so that the current rise due to the short circuit can be limited. However, in this case the gate
may be unnecessarily discharged even if there is no short circuit. This would increase the losses
during normal operation.
To summarize, there are reliable short circuit protection schemes for IGBTs available. Never-
theless, a simple and fast detection of the short circuit with a safe turn-off performance and a
low-cost implementation is still lacking.
The proposed new method combines fast short circuit detection and a safe turn-off transient, in
order to keep the IGBT operating within the SCSOA. This section explains the principle, structure
and function of this method along with the experimental results, where the performance is tested
in different situations, such as short circuit type I and II.
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Figure 5.16: Block diagram of the fast short circuit protection scheme.
5.2.1 Principle of the fast short circuit protection method
The new protection scheme is divided into two main stages, see Fig. 5.16:
1. Fast short circuit detection: The short circuit is detected using an algorithm that distin-
guishes between the short circuit types I and II. The current is estimated with the CEC
method presented in Section 3.1.2.
2. Active control of the gate-emitter voltage vGE: After the short circuit detection, the gate-
emitter voltage is decreased in order to reduce the short circuit collector current and to
accelerate the desaturation of the IGBT.
5.2.2 Fast short circuit detection
In this scheme, the collector current is estimated with the method presented in Section 3.1.2,
which is based on the measurement of the voltage vbond across the stray inductance Lbond. An
algorithm detects if the IGBT is in a short circuit condition. This method allows a simple and
fast estimation of the collector current for short circuit detection. Moreover, the algorithm can
distinguish between short circuits of type I and II.
The algorithm calculates the time interval tmeas,i-on, deﬁned in Fig. 3.5 of Sec. 3.1.2, during the
turn-on transient of the IGBT. If the interval tmeas,i-on is longer than a predeﬁned value, this
means that the collector current has reached an abnormally high value (e.g. IC > 2×ICN) which is
considered a short circuit type I (SCI) of the IGBT.
If during the on-state of the IGBT the algorithm detects a high value from the current estimation
scheme and the calculated tmeas,i-on is longer than a predeﬁned value (e.g. tmeas,i-on > 100 ns for
the investigated (1400A / 1200V) IGBT FF1400R12IP4), the collector current has an undergone
an abnormal increase during the on-state of the IGBT, and the algorithm determines that the IGBT
is in a short circuit type II (SCII). After the detection of short circuits (SCI or SCII) the algorithm
proceeds with the turn-off strategy.
Fig. 5.17 shows a simpliﬁed ﬂow diagram of the short circuit detection scheme. The trigger signal
is deﬁned as s (e.g. PWM), and the status signals for the SCI routine and the SCII routine are
deﬁned as SCIs and SCIIs respectively. The internal counter for the SCI routine is deﬁned as
kSC1 and for the SCII routine is deﬁned as kSC2. The variables rSC1 and rSC2 are the limits of the
counters kSC1 and kSC2 respectively, which deﬁne the intervals necessary to determine if a SCI or
SCII occurs.
At the begin of the algorithm, the short circuit status signals SCIs, SCIIs and the counters kSC1,
kSC2 are set to zero. The algorithm operates as follows:
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Short circuit type I routine:
1. When a low to high transient of the trigger signal s is detected, a timer t starts and if the
timer t is longer than a predeﬁned value (e.g. t > 2 μs; the maximal necessary time to turn-
on the investigated IGBT), the IGBT has been already turned on, therefore the SCII routine
is activated.
2. If t < 2 μs, the IGBT is in the turn-on process. When a low to high transient of vmeas,i-on is
detected, the SCI counter kSC1 is made to start counting.
3. The counter kSC1 keeps counting as long as vmeas,i-on is 1.
4. If the counter kSC1 exceeds the reference limit value rSC1, a SCI is detected and SCIs
changes to 1. If the reference limit value rSC1 has not been exceeded and vmeas,i-on changes
its status to zero, the SCII routine is activated.
Short circuit type II routine:
5. If the trigger signal s changes to zero the algorithm returns to the SCI routine (step 1),
because the IGBT is being turned off.
6. If a low to high transition of vmeas,i-on is produced while s is still high, the SCII counter kSC2
is made to start counting.
7. The counter kSC2 keeps counting as long as vmeas,i-on is 1.
8. If the counter kSC2 exceeds the reference limit value rSC2, a SCII is detected and SCIIs is set
to 1. If the reference limit value rSC2 has not been exceeded and vmeas,i-on change its status
to zero, the algorithm returns to the step 5.
Fig. 5.18 shows the signal vmeas,i-on during SCI and SCII. The reference limit value rSC1 can be ob-
tained by measuring tmeas,i-on when the collector current is IC = 2×ICN. This test should be carried
out during the protection scheme initialization phase. In an industrial converter this test could e.g.
be integrated into a start-up routine of the converter. During the conduction state of the IGBT
the rate of change of the collector current is usually limited by the load inductance. Therefore, a
quick rise of the collector current (high diC/dt) is an indicator of a SCII. The reference limit value
for the SCII routine rSC2 can be much lower than the reference limit for the SCI routine rSC1. In
this case, rSC2 is set close to zero (e.g. 100 ns for the (1400A / 1200V) IGBT FF1400R12IP4).
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Figure 5.17: Block diagram of the algorithm for fast short circuit protection.
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Figure 5.18: Collector current and vmeas,i-on signal during short circuits (V CC = 500V, T j = 25 ◦C).
(a) SCI (2μs/div), and (b) SCII (50μs/div).
5.2.3 Active control of the gate-emitter voltage
Actions after the detection of the short circuit vary depending on the type of the short circuit.
In case of a SCI, the IGBT can be turned off immediately after the detection of the short circuit.
However, in the case of a SCII, the IGBT must be desaturated before it is turned off [16].
To achieve a faster desaturation of the IGBT during such a short circuit event and to reduce
the junction temperature rise, the corresponding short circuit current could be decreased by a
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moderate reduction of the gate-emitter voltage vGE after the short circuit has been detected.
In principle an analog implementation can be used. However, such a solution could be expensive.
One alternative solution is a gate unit featuring three voltages levels of VGEon1, VGEon2 and VGEoff1
(e.g. VGEon1 = +15V, VGEon2 = +11V and VGEoff1 = −15V ) for the output stage. In this case the
output stage must be able to command the gate terminal with the output stage voltage levels
VGEon1, VGEon2 and VGEoff1 which could be generated by the power supply of the GDU. The
basic structure of this realization is shown in Fig. 5.19. A further realization possibility for the
vGE reduction is the modulation of the trigger gate signal. The internal capacitances of the IGBT
together with the gate resistances behave as an RC low-pass ﬁlter, as seen in Fig. 5.20. The
cut-off frequency of the ﬁlter (∼2Mhz for the (1400A / 1200V) IGBT FF1400R12IP4), depends on
the capacitances CGE, CCG and the total gate resistance RG,tot = RG + RG,int.
One possible implementation of the output stage is presented in Fig. 5.21. The IGBT is triggered
by the signal s. Fig. 5.22 shows an example of the reduction of the gate-emitter voltage vGE
based on a pulse-width modulated trigger gate signal s. At instant t2 a short circuit has been
detected and the trigger signal s starts being pulse-width modulated at a high frequency. The
carrier frequency should be sufﬁciently above the cut-off frequency of the low-pass ﬁlter in order
to reduce the high frequency content of the gate-emitter voltage. This scheme provides a fast
reduction of the gate-emitter voltage vGE.
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Figure 5.19: Equivalent circuit of a GDU with fast short circuit protection and three power supply
voltages.
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Figure 5.20: Representation of a simpliﬁed model of an IGBT.
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Figure 5.21: Possible implementation of a GDU output stage for fast short circuit protection.
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Figure 5.22: Principle of active control of the gate-emitter voltage vGE for fast short circuit protec-
tion in case of SCII.
5.2.4 Experimental veriﬁcation
5.2.4.1 Test description
The fast short circuit protection method has been tested in a buck converter, as shown alongside
circuit conﬁgurations for SCI and SCII in Fig. 5.23. A SCI is produced by bypassing the upper
IGBT. A SCII is produced by turning on the upper IGBT for 8 μs while the lower IGBT is in the
on-state. The test conditions are listed in Table 5.3.
Table 5.3: Test conditions for the veriﬁcation of the fast short circuit detection scheme
Variable Value
IGBT FF1400R12IP4 (1400A / 1200V)
VCC 100...500V
T j 25 ◦C
PWM gate-signal frequency 2MHz
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Figure 5.23: Setup used for the veriﬁcation of the fast short circuit protection scheme. (a) Pho-
tography, circuit conﬁguration for (b) SCI, and (c) SCII.
5.2.4.2 Experimental results
Figure 5.24 shows measurement results of a SCI with different gate-emitter voltages vGE. With
the standard V CE,sat detection method in combination with a soft turn-off of the short circuit
current, the IGBT is turned off after 10 μs, reaching a collector current of 4000A. However, with
the new method, the collector current during the short circuit was reduced by 50% when the
gate-emitter voltage vGE is decreased from 15V to 11.2 V. In this case the IGBT was turned off
3 μs after the detection of the short circuit. This time had been previously set in the FPGA.
The power, energy and junction temperature during the short circuit are shown in Fig. 5.25.
The junction temperature T j is calculated with the adiabatic model of the IGBT provided by the
manufacturer, shown in (5.2), where A is a constant relating to the thermal model. Assuming a
junction temperature of 80 ◦C before the SCI, the temperature rises to 150 ◦C when the standard
V CE,sat detection method and soft turn-off is used. With the active control of the gate-emitter
voltage vGE, the junction temperature T j rises around 15 ◦C at a gate-emitter voltage of vGE =
11.2 V, reaching a junction temperature of 95 ◦C. The losses were reduced by more than 60%
compared to the losses when the conventional V CE,sat detection method and soft turn-off is used.
When the IGBT is turned off immediately after the detection (described as "without delay" in
Fig. 5.24, Fig. 5.25), the junction temperature rises around 5 ◦C, reaching a junction temperature
of only 85 ◦C.
T (t) =
1
A
∫ t
0
P(t)dt (5.2)
Experimental results for SCII are shown in Fig. 5.26. The collector current reaches 6 kA during the
short circuit. If the gate-emitter voltage is reduced to vGE = 12V after the detection of the short
circuit, the IGBT is turned off with a short circuit collector current of approximately 3 kA. When
vGE is reduced to 11.2 V, the IGBT collector current is further reduced to approximately 2.2 kA. It
should be mentioned that the proposed new scheme allows safe turn-off performance and keeps
the IGBT operating within the SCSOA.
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Figure 5.24: Collector current, collector-emitter voltage and gate-emitter voltage for short circuit
type I using active control of the gate-emitter voltage vGE (IGBT = FF1400R12IP4, V CC = 500V,
T j = 25◦C).
Figure 5.25: Instantaneous power, loss energy and T j during a SCI with active control of the
gate-emitter voltage vGE (V CC = 500V, T j = 25◦C).
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(a)
(b)
Figure 5.26: Collector current, collector-emitter voltage and gate-emitter voltage for short circuit
type II using active control of the gate-emitter voltage vGE (V CC = 500V, IC = 1200A, T j = 25◦C).
(a) Entire test time and (b) zoom-in on the short circuit instant.
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5.3 NEW SWITCHING LOSS REDUCTION SCHEME (SLR)
In conventional commercially available GDUs, IGBTs are usually turned on and turned off by con-
necting that IGBT gate terminal to a positive or negative GDU power supply voltage (VGEon =
+15V, VGEoff = −15V) via turn-on and turn-off gate resistance RG,ON and RG,OFF. In order to im-
prove the switching behaviour of IGBTs, several authors have propose the implementation of
gate drivers which can control the diC/dt and dvCE/dt during the turn-on and turn-off transients
and dynamically adjust the gate current to the switching phases of the IGBT. The most common
implementations are:
- Active modiﬁcation of several gate resistances e.g. [70–73]
- Current source gate current shaping e.g. [74–77]
- Voltage source gate-emitter voltage shaping e.g. [78–81]
In some of these solutions, a closed-loop control scheme for diC/dt or dvCE/dt is implemented by
measuring the collector current with a shunt resistor, Rogowski coil or by indirect measurement
of diC/dt by means of the stray inductance of the IGBT modules [73, 81]. The collector-emitter
voltage vCE can be measured with a compensated voltage divider or with a small capacitor in
order to sense the dvCE/dt directly.
One of the disadvantages of these solutions are their expensive measurement methods, the use
of fast analog-to-digital converters [77] and the implementation of an analog controller, which
reduces the ﬂexibility of the system. Another disadvantage is the limited maximum charge rate
of the controlled diC/dt or dvCE/dt.
5.3.1 Principle of the new switching loss reduction scheme (SLR)
An IGBT model including different switching phases is presented in Fig. 5.27. The turn-on tran-
sient interval occurs between t0 < t < t3 while the turn-off transient is between t4 < t < t7.
The different phases of an IGBT turn-on and turn-off transients have been discussed extensively
in the literature (e.g. [6, 7, 9, 16]). Below, the different phases are discussed brieﬂy as a basis for
the description of the proposed switching scheme.
Turn-on transient phases
Phase 1 (t0 < t < t1): The gate current iG charges the input capacitances CGE and CGC. The
gate-emitter voltage vGE rises to the threshold voltage VGE,th with a time constant deter-
mined by ≈(RG,ON + RG,int)·(CGE + CGC). During this period, iC and vCE do not change. The
turn-on delay (t1 − t0) can be decreased by reducing the gate turn-on resistance RG,ON.
Phase 2 (t1 < t < t2): vGE has exceeded VGE,th, and iC increases approximately proportionally to
the rise of vGE. The diC/dt can be controlled by RG,ON. The maximum allowable diC/dt is
limited by the IGBT technology, the RRSOA of the diode, the interface between GDU and
IGBT and/or EMI.
Phase 3 (t2 < t < t3): vGE remains at a constant voltage Vm (Miller effect) and vCE starts de-
creasing. The dvCE/dt can be adjusted with RG,ON. To reduce the turn-on losses, vCE should
decrease fast, which can be achieved by reducing RG,ON. After t3, vGE increases to 15V.
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Figure 5.27: IGBT model and switching transient during the turn-on and turn-off of the IGBT.
Turn-off transient phases
Phase 4 (t4 < t < t5): vGE decreases to Vm with a time constant determined by ≈(RG,OFF +
RG,int)·(CGE + CGC). The turn-off delay (t5−t4) can be decreased by reducing the gate turn-off
resistance RG,OFF, so that the absolute value of the negative gate current is increased and
vGE reaches Vm rapidly.
Phase 5 (t5 < t < t6): vGE remains at a constant voltage Vm and vCE starts rising. The dvCE/dt
can be adjusted by RG,OFF. To reduce the turn-off losses, RG,OFF should be decreased so
that vCE can reach the dc-link voltage V CC rapidly.
Phase 6 (t6 < t < t7): vCE has reached V CC and iC decreases approximately proportionally to
vGE. The diC/dt can be adjusted by RG,OFF to regulate the turn-off over-voltage peak in the
IGBT.
In most conventional GDUs, an IGBT is turned on and off with ﬁxed voltages (e.g. VGEon = +15V,
VGEoff = −15V) and gate resistances (RG,ON and RG,OFF). Moreover, a large part of these are
generated during the phases where vGE is equal to Vm, namely phase 3 (t2 < t < t3) for the
turn-on and phase 5 (t5 < t < t6) for the turn-off transient. Therefore, the switching losses can be
reduced by increasing the absolute value of the gate current in these phases so that the absolute
value of the occurring dvCE/dt is increased.
The proposed scheme provides a dynamic variation of the gate current with an active selection of
the gate resistances in the switching phase 3 and phase 5, which are detected with the voltage
across the stray inductance Lbond. A block diagram of the GDU is shown in Fig. 5.28, which has
two main stages:
a) Output stage with two gate turn-on and turn-off resistances: recharges the IGBT input ca-
pacitances with gate resistances which are adjusted according to the switching phases.
b) Switching phase detection: detects the switching phase with the information given by the
method current estimation by comparison (CEC) [40] presented in Section 3.1.2.
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Figure 5.28: Block diagram of the concept of the optimal switching proﬁle scheme.
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Figure 5.29: GDU prototype output stage with two different gate turn-on and gate turn-off resis-
tances.
5.3.1.1 Output stage with two gate resistances for turn-on and turn-off transients
The gate current is adjusted by an active connection or disconnection of gate resistances in
parallel during the switching transient of the IGBT. A scheme for this implementation is shown
in Fig. 5.29. The digital signal s1 turns an IGBT on and off with standard gate resistances RG,ON1
and RG,OFF1.
The total gate-on and gate-off resistances are dynamically modiﬁed by connecting gate resis-
tances RG,ON2 and RG,OFF2 in parallel to RG,ON1 and RG,OFF1 respectively. These are controlled
by the digital signals s2,on and s2,off, given by the switching phase detection stage. The value of
RG,ON2 and RG,OFF2 is close to zero, e.g. 0.2Ω. A bootstrap driver with independent input signals
is used to control the MOSFETs of the push-pull ampliﬁer. This scheme also allows the output
stage to be manually controlled by the central control unit.
5.3.1.2 Switching phase detection
The switching phases are detected with the method current estimation by comparison (CEC) [40],
presented in Section 3.1.2, with a modiﬁcation of the reference voltages. The CEC scheme and
the ideal waveforms during the switching transient of the collector current iC, the voltage across
the stray inductance vbond and the output of the comparators are shown in Fig. 5.30.
The binary signals ∼vmeas,on and ∼vmeas,off are generated by the CEC stage, where, in this case, a
low value indicates whether the collector current is increasing (turn-on transient, ∼vmeas,off = 0)
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or decreasing (turn-off transient, ∼vmeas,on = 0). The switching phases can be detected according
to the state of the output signals from the CEC, the enable signals En,on and En,off and the trigger
signal s1 as presented in Table 5.4, where the signals s1, En,on and En,off are provided by the FPGA.
The enable signals En,on and En,off also allow for control of the trigger signals for the output stage
of the SLR s2,on and s2,off by the switching phase detection stage or by the FPGA through the
signals s2,on-m and s2,off-m (manual control).
Table 5.4: Switching phase detection
s1 En,on En,off ∼vmeas,on ∼vmeas,off Switching phase
0 0 0 1 1 IGBT in off-state
1 1 0 1 1 Phase 1 (t0 < t < t1)
1 1 0 1 0 Phase 2 (t1 < t < t2)
1 1 0 0 1 Phase 3 (t2 < t < t3)
1 0 0 1 1 IGBT in on-state
0 0 1 1 1 Phase 4 and phase 5 (t4 < t < t6)
0 0 1 0 1 Phase 6 (t6 < t < t7)
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Figure 5.30: Switching phase detection scheme. (a) Ideal waveforms, and (b) possible implemen-
tation.
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During the turn-on transient, the digital signal En,on enables the connection of ∼vmeas,off with
s2,on which triggers the parallel connection of the gate turn-on resistances RG,ON2 with RG,ON1.
During the turn-off transient, the digital signal En,off enables the connection of ∼vmeas,on with s2,off
which triggers the parallel connection of the gate turn-off resistances RG,OFF2 with RG,OFF1. The
switching conditions during each stage are summarized in Table 5.5.
Table 5.5: Optimal switching proﬁle conditions
Time Phase detection Gate resistance Effect
Turn-on transient:
Phase 1 (t0 − t1) ∼vmeas,off = 1 RG,ON = RG,ON1‖ RG,ON2 Turn-on delay is reduced.
Phase 2 (t1 − t2) ∼vmeas,off = 0 RG,ON = RG,ON1 diC/dt adjustment, IGBT is
turned on with deﬁned diC/dt.
Phase 3 (t2 − t3) ∼vmeas,off = 1 RG,ON = RG,ON1‖RG,ON2 dvCE/dt adjustment, vCE rapidly
decreases and turn-on switch-
ing losses are reduced.
Turn-off transient:
Phase 4 (t4 − t5) ∼vmeas,on = 1 RG,OFF = RG,OFF1‖RG,OFF2 Turn-off delay is reduced.
Phase 5 (t5 − t6) ∼vmeas,on = 1 RG,OFF = RG,OFF1‖RG,OFF2 dvCE/dt adjustment, vCE rapidly
increases and turn-off switch-
ing losses are reduced.
Phase 6 (t6 − t7) ∼vmeas,on = 0 RG,OFF = RG,OFF1 diC/dt adjustment, IGBT is
turned off with deﬁned diC/dt
and the over-voltage peak can
be adjusted.
5.3.2 Experimental veriﬁcation
A GDU lab setup has been designed and built in order to test the derived switching loss reduction
schemes (SLR). Fig. 5.31 shows the new GDU with the following features:
• Output stage with two gate turn-on and gate turn-off resistances.
• Current estimation by comparison (CEC) method.
• Switching phase detection.
• Trigger signals for the output stage of the SLR s2,on and s2,off are provided by the switch-
ing phase detection stage or by the FPGA through the signals s2,on-m and s2,off-m (manual
control).
5.3.2.1 Test description
The proposed new scheme was tested in a buck converter as shown in Fig. 5.32. The test condi-
tions are listed in Table 5.6. Due to the large value of the internal gate resistance RG,int (2.25Ω),
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Figure 5.31: Lab setup GDU PCB for switching loss reduction (SLR).
Table 5.6: Basic values of the buck converter and GDU for the investigation
Variable Value Description
IGBT 1400A / 1700V Fuji:2MBI1400VXB-170E-50
V CCVCC 100...700V DC-Link voltage
iC 100...1400A Collector current
LLoad 25.3μH Inductive load
C1 2.8mF DC-Link capacitance
T j 25 and 125 ◦C Junction temperature
VGEon +15V Turn-on gate-emitter voltage
VGEoff −15V Turn-off gate-emitter voltage
RG,int 2.25Ω Internal gate resistance
RG,ON1 2Ω External gate turn-on resistance 1
RG,ON2 0.2Ω External gate turn-on resistance 2
RG,OFF1 1.7Ω External gate turn-off resistance 1
RG,OFF2 0.2Ω External gate turn-off resistance 2
the external gate turn-on and off resistances (RG,ON1 and RG,OFF1) were increased from 0.47Ω and
0.68Ω (datasheet values) to 2Ω and 1.7Ω for the investigation, respectively. Thus, the total gate
turn-on resistance when RG,ON2 is connected in parallel, is reduced from 4.25Ω (2Ω + 2.25Ω)
to 2.45Ω (0.2Ω+2.25Ω). During the turn-off transient, the total gate turn-off resistance when
RG,OFF2 is connected in parallel, is reduced from 3.95Ω (1.7Ω + 2.25Ω) to 2.45Ω (0.2Ω+2.25Ω).
Thus, the gate current features a signiﬁcantly larger variation by the parallel connected gate resis-
tances and, in turn, the function and the principle of the new method can be better veriﬁed.
5.3.2.2 Experimental results
A comparison of the results obtained with a conventional GDU (+15V, −15V, RG,ON, RG,OFF,D) and
a GDU with the switching loss reduction scheme SLR are shown in Fig. 5.33. The blue lines for iC,
vCE, PON,T and WON,T represent the collector current, collector-emitter voltage, power and energy
switching waveforms, respectively, during the turn-on transient with a conventional GDU with a
total gate turn-on resistance RG,ON + RG,int = 4.25Ω. The results plotted with a red line have
been obtained when the trigger signals for the output stage of SLR are sent by the FPGA, which
operates by reducing the total gate turn-on resistance to 2.45Ω after a manually predeﬁned time.
The results plotted with a green line have been obtained with the automatic turn-on method,
where the reduced gate turn-on resistance (RGON2) is triggered by the signal ∼vmeas,off.
The automatic turn-on method increases the diC/dt by approximately 40% compared to a conven-
tional GDU. Moreover, the collector-emitter voltage variation (dvCE/dt) has been approximately
doubled, which entails a reduction of the turn-on losses WON,T by 37%.
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Figure 5.32: Test setup for the switching loss reduction investigation. (a) Converter circuit, and
(b) photograph of the buck converter.
The gate signals of the automatic turn-on method are shown in Fig. 5.34. In the time inter-
val 2 μs < t < 3.2 μs, the IGBT is turned on with a reduced gate turn-on resistance by con-
necting RG,ON2 in parallel. The turn-on delay is reduced by around 1 μs. In the time interval
3.2 μs < t < 3.5 μs RG,ON2 is disconnected (total RG,ON = 4.25Ω) in order to turn on the IGBT with
a deﬁned diC/dt (datasheet value). After t = 3.5 μs , RG,ON2 is again connected in parallel in order
to increase the dvCE/dt and to reduce vCE rapidly.
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Figure 5.33: Collector current and energy losses during the turn-on transient of the IGBT for
different switching proﬁles (V CC = 650V, IC = 1400A, T j = 25 ◦C).
Fig. 5.35 shows the turn-off transient of the IGBT with a conventional GDU and one using the
SLR scheme. With the automatic turn-off method, the turn-off delay is reduced by approximately
150 ns, the dvCE/dt is increased by approximately 48%, the |diC/dt| is increased by 20%, and the
turn-off losses WOFF,T are reduced by approximately 21% compared to the conventional GDU.
The gate signals of the automatic adjusted turn-off proﬁle are presented in Fig. 5.36. The IGBT
is turned off with a reduced total gate turn-off resistance of 2.45Ω. During this time interval,
2.2 μs < t < 3.9 μs, RG,OFF2 is connected in parallel. As a result, the dvCE/dt is increased. In the
time interval 3.9 μs < t < 4.2 μs, RG,OFF2 is disconnected, which means that the total gate turn-off
resistance is increased from 2.45Ω to 3.95Ω. Thus the diC/dt is adjusted in order to limit the
over-voltage peak of vCE. After t = 3.9 μs, RG,OFF2 is connected again and vGE remains at -15V.
5.3 New switching loss reduction scheme (SLR) 115
0500
1000
1500
2000
2500
 
 
 @ 2275A
0
500
1000
 
 
0 1 2 3 4 5 6 7
ï
0
20
V
G
E
/V
time/μs
 
iC
vCE
vGE
PON,T
WON,T = 417.4mJ
vGS2,on
i C
/A
 , 
V
C
E
/V
 
P O
N,
T 
/k
W
,
W
ON
,T
 /m
J
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Figure 5.35: Collector current and energy losses during the turn-off transient of the IGBT with an
optimal switching proﬁle (V CC = 650V, IC = 1400A, T j = 25 ◦C).
Fig. 5.37 shows the switching losses of the IGBT (WON,T and WOFF,T), the turn-off losses of
the diode (WOFF,D) and the total switching losses W TOT = WON,T + WOFF,T + WOFF,D at different
collector current IC values, when a conventional GDU and a GDU with the SLR scheme is used.
If a GDU with the SLR scheme is used, the IGBT turn-on losses WON,T and turn-off losses WOFF,T
are reduced in the entire current range; for example WON,T is reduced by approximately 19% and
WOFF,T is reduced by around 12% at IC = 1400A compared to the turn-on and turn-off losses with
a conventional GDU. However, the diode turn-off losses WOFF,D are increases at high collector
currents IC > 600A. When the collector current is IC = 1400A, the WOFF,D is increased by around
12%. The total switching losses W TOT are reduced by about 12% at nominal collector current
ICN = 1400A compared to the results obtained with a conventional GDU.
The new scheme, as demonstrated by the experimental results presented here, is able to recog-
nize the switching phases in which the collector current changes and to modify the gate current
by connecting gate resistances in parallel. The switching loss reduction compared to conventional
operation strongly depends on the internal gate resistance value of the IGBT. An increased ratio
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Figure 5.36: Automatic activation of the reduced RG,OFF during the IGBT turn-off transient (V CC =
700V, IC = 1400A, T j = 125 ◦C).
of the external gate resistances RG,ON1 and RG,OFF1 to the IGBT internal gate resistance RG,int and
an increased ratio of RG,ON1/RG,ON2 and RG,OFF1/RG,OFF2 increases the beneﬁt of the proposed
scheme. Alternatively, the GDU could operate with ﬁxed gate resistance values and vary the
gate-emitter voltage according to the switching phases.
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Figure 5.37: Comparison of the switching losses of the IGBT and diode at different collector
currents with a GDU with the SLR scheme and a conventional GDU (V CC = 700V, T j = 125 ◦C).
(a) WON,T = f(iC), (b) WOFF,T = f(iC), (c) WOFF,D = f(iC) and (d) W TOT = WON,T + WOFF,T + WOFF,D.
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5.4 INVESTIGATIONOF IGBTSWITHHIGHERGATE-EMITTERVOLT-
AGE
Driving IGBTs with high turn-on gate-emitter voltage VGEon provides advantages in terms of loss
reduction. Fig. 5.38 shows an example of a typical IGBT output characteristic. Increasing vGE
results in a reduction of the collector-emitter saturation voltage V CE,sat and, consequently, a re-
duction of the on-state losses.
IGBT manufacturers specify the gate-emitter voltage of the device in a range of −20V < vGE <
20V. A high turn-on gate-emitter voltage VGEon accelerates the degradation of the gate oxide,
which affects the lifetime of the IGBT [82, 83]. However, in principle the turn-on gate-emitter
voltage VGEon can be increased far beyond the given limit (VGEon	20V) without immediately
destroying the isolation, as the isolation capability and the width of the gate oxide deﬁne this
boundary of VGEon [16]. Fig. 5.39 shows a cross section of a trench cell of the (75A / 1200V)
IGBT IGV70T120T6RM, where the gate-oxide thickness is 90 nm [84]. Regarding the isolation
capability, the maximal VGEon is:
VGEon,max = 90nm · 8MVcm = 72V, (5.3)
where 8MVcm is the isolation capability of the gate oxide [85].
IGBTs are designed to endure a short circuit for no longer than 10 μs at a turn-on gate-emitter volt-
age of VGEon = 15V. In this case short circuits can be detected and turned off using conventional
protection schemes like e.g. V CE,sat observation and soft turn-off. The saturation of the collector
current IC,sat depends on vGE according to (2.1).
To overcome the problem of a high IC,sat during a short circuit caused by the increased gate-
emitter voltage, as indicated by (2.1), the fast short circuit protection method, presented in Sec-
tion 5.2, is used.
In this section, the inﬂuence of a high gate-emitter voltage on the losses of the IGBT is investi-
gated. Moreover, a GDU concept with a short circuit protection scheme for IGBTs with a turn-on
gate-emitter voltage of VGEon = 35V is proposed.

 

	 

Figure 5.38: An example output characteris-
tic of an IGBT.
90nm
Gate oxide
Figure 5.39: Picture of a cross sec-
tion of a cell, indicating the gate-oxide
thickness of the IGBT IGV70T120T6RM
(75A / 1200V) [84].
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5.4.1 Experimental investigation of the on-state losses
5.4.1.1 Test description
Due to the lack of suitable datasheet information or device models for the increasing VGEon range
being considered, the reduction of the on-state losses with high VGEon was experimentally inves-
tigated. The topology and example waveforms are shown in Fig. 5.40 [86]. The topology consists
of an H-bridge inverter, a transformer and a rectiﬁer. The load contains an inductor and the IGBT
which is operated in the on-state. The output current iC is controlled by modifying the input volt-
age VCC and the duty cycle of the modulation pulse. The turn-on gate-emitter voltage VGEon is
adjusted with an external power supply between 15 and 60V.
The experimental set-up is shown in Fig. 5.41. The junction temperature T j is monitored with the
internal IGBT thermistor and an external Pt100 sensor. The test conditions are listed in Table 5.7.
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Figure 5.40: Topology of the converter used for on-state investigation and its input and output
waveforms.
Table 5.7: Test conditions for the on-state loss investigations of IGBTs with high VGEon
Variable Description
IGBT Fuji:2MBI1400VXB-170E-50, 1400A / 1700V
V CC 50...420V
iC 100...2800A
T j 125 ◦C
VGEon 15...60 V in steps of 5 V
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Figure 5.41: Photographs of the laboratory set-up for on-state voltage investigation with increased
vGE.
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Figure 5.42: Output characteristic at different gate-emitter voltages (IC = 1400A, T j = 125◦C).
5.4.1.2 Experimental results
The output characteristic iC = f(vCE) of the IGBT at different VGEon is presented in Fig. 5.42. At
nominal current ICN = 1400A, the collector-emitter voltage vCE is reduced by 18.2% if VGEon =
35V and by 21.6% if VGEon = 60V, compared to vCE at VGEon = 15V. Fig. 5.43 shows the collector-
emitter voltage as a function of the turn-on gate-emitter voltage vCE = f(VGEon) at nominal collector
current ICN = 1400A. The results are also listed in Table 5.8. It is shown that a turn-on gate-emitter
voltage VGEon increased beyond 35V (VGEon > 35V) does not provide a signiﬁcant reduction of
V CE,sat and increases the risk of destruction of the IGBT in case of short circuits.
5.4.2 Experimental investigation of switching losses
To investigate the inﬂuence of a high turn-on gate-emitter voltage VGEon on the switching losses, a
GDU was designed and built. The implementation is shown in Fig. 5.44. A maximal turn-on gate-
emitter voltage of VGEon = 35V was selected. A bootstrap driver with independent turn-on and
turn-off signals (s1 and s2) was used to control the output stage. Moreover, a DC-DC converter
power supply controlled with an FPGA through the signal ctrl generates a variable output voltage
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Figure 5.43: Collector-emitter voltage at different
gate-emitter voltages (IC = 1400A, T j = 125◦C).
Table 5.8: Collector emitter voltage at
different turn-on gate-emitter voltages.
IC = 1400A, T j = 125◦C
VGEon vCE
(vCE−vCE,15)
vCE,15
%
15V 2.858V 0%
20V 2.576V 9.8%
25V 2.458V 14.0%
30V 2.383V 16.6%
35V 2.337V 18.2%
40V 2.30V 19.5%
45V 2.280V 20.2%
50V 2.258V 20.9%
55V 2.245V 21.4%
60V 2.240V 21.6%
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Figure 5.44: Block diagram of the output stage of the GDU prototype for switching with high vGE.
from 18 to 35V. However, the tests are carried out at two turn-on gate-emitter voltages VGEon =
18V and VGEon = 35V.
5.4.2.1 Test description
The experimental results were obtained in a buck converter, as shown in Fig. 5.45. Three different
conditions were tested:
Test condition (a): The parameters are set inside the recommended range of the IGBT speciﬁ-
cations (VGEon = 18V < 20,V).
Test condition (b): VGEon = 35V and same diC/dt as in test condition (a) during the turn-on tran-
sient. RG,ON for condition (b) > RG,ON for condition (a).
Test condition (c): VGEon = 35V and higher diC/dt as test condition (a) during the turn-on tran-
sient. RG,ON for condition (c) is equal to the RG,ON for condition (a).
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The test conditions and parameters are summarized in Table 5.9
Table 5.9: Test conditions for the switching losses investigations of IGBTs
Variable Description
IGBT Fuji:2MBI1400VXB-170E-50, 1400A / 1700V
V CC 700V
iC 150...1400A
LLoad 25.3μH
C1 2.8mF
T j 25 and 125 ◦C
Condition (a) VGEon = +18V, VGEoff = −7.5 V; RG,ON = 0.55Ω; RG,OFF = 1.4Ω.
Condition (b) VGEon = +35V, VGEoff = −7.5 V; RG,ON = 5.5Ω; RG,OFF = 1.4Ω.
Condition (c) VGEon = +35V, VGEoff = −7.5 V; RG,ON = 0.55Ω; RG,OFF = 1.4Ω.
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Figure 5.45: Set-up used for switching loss investigation. (a) circuit topology, and (b) photograph
of the experimental set-up.
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Figure 5.46: Collector current and switching losses during the turn-on transient with same diCdt
(V CC = 700V, IC = 1400A, T j = 125◦C and VGEon = 18 and 35V). (a) IGBT turn-on transient, and
(b) diode turn-off transient.
5.4.2.2 Experimental results
Fig. 5.46 shows the turn-on transient of the IGBT for conditions (a) and (b). When the turn-on
gate-emitter voltage is VGEon = 35V, vCE reaches V CE,sat 120 ns faster compared to condition (a).
As a consequence, the IGBT turn-on losses WON,T are reduced by approximately 20% and the
diode turn-off losses WOFF,D (Fig. 5.46b) are increased by around 7.5 %.
Fig. 5.47 shows the turn-on transient of the IGBT for conditions (a) and (c). With a high diC/dt,
vCE decreases 250 ns faster than with a standard diC/dt (a). The IGBT turn-on losses WON,T are
reduced by approximately 65% and the diode turn-off losses WOFF,D (Fig. 5.47b) are increased by
approximately 30%. The peak collector current of the IGBT and the peak reverse recovery current
of the diode are distinctly increased at the high diC/dt. The safe operating area of the IGBT and
diode must be considered in the selection of the gate current of the switching proﬁle (e.g. RG,ON).
The IGBT turn-off transients for condition (a) and (b) are presented in Fig. 5.48. In both situations
the IGBT is turned off with VGEoff = −7.5 V and a gate turn-off resistance RG,OFF = 1.4Ω, which
is also applied in condition (c). Therefore vCE, iC and the IGBT turn-off losses WOFF,T are similar.
However, the turn-off delay of the IGBT increases by approximately 1 μs when the turn-on gate-
emitter voltage is VGEon = 35V.
The total switching losses W TOT, are presented in Fig. 5.49.Compared to condition (a), for condi-
tion (b) the total switching losses at nominal current are reduced by 9% (red line) and for condition
(c) by 18%.
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Figure 5.47: Collector current and switching losses during the turn-on transient with similar diCdt
(V CC = 700V, IC = 1400A, T j = 125◦C and VGEon = 18 and 35V). (a) IGBT turn-on transient, and
(b) Diode turn-off transient.
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ferent VGEon (V CC = 700V, IC = 1400A, T j =
125 ◦C and VGEon = 18 and 35V).
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Figure 5.49: Total switching losses of the IGBT
with high VGEon. W TOT = f(IC) (V CC = 700V;
T j = 125 ◦C and VGEon = 18 and 35V).
5.4.3 Short circuit protection scheme
The IGBT is tested under short circuit conditions with a turn-on gate-emitter voltage of VGEon =
35V. The short circuit is detected with the fast short circuit protection method (FSCP) presented
in Section 5.2, which is based on the sensed voltage vbond across the internal stray inductance
Lbond of the IGBT module.
The IGBT is turned on and off in two stages, as shown in Fig. 5.50. The IGBT is turned on
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with 15V and after a few microseconds (e.g. 2–5 μs), vGE is increased to 35V. This scheme
allows a standard protection method (V CE,sat) for the device in case of short circuit type I. In this
implementation, the gate-emitter voltage is actively modiﬁed by turning on and off the trigger
signals s1 and s2 while the DC-DC voltage remains constant at 35V.
During t0–t1 the signal s2 is activated (=1) and s1 is deactivated (=0), and the IGBT is the in off
state with VGEoff = −7.5 V. During t1–t2 the signal s1 = 1 and s2 = 0 and vGE starts to increase. The
IGBT is turned on. When the gate-emitter voltage is vGE = 15V, s1 = s2 = 0, the gate is ﬂoating
and vGE is kept at 15V for a deﬁned interval (e.g. 2 μs). If no short circuit type I is detected, vGE
is increased to 35V by setting s1 = 1 and s2 = 0 (t3–t4).
In case of short circuit type II, the IGBT is turned off in two stages in order to reduce the short
circuit current and to desaturate the IGBT quickly. In a ﬁrst step, the gate-emitter voltage vGE
is reduced immediately after the detection of the short circuit by setting the signals s1 = 0 and
s2 = 1 (t4–t5). When vGE reaches a certain desired value, e.g. 15V or 12V, the digital signals
s1 and s2 are set to zero and vGE is kept constant for a certain time. Therefore, the short circuit
current is reduced and the IGBT is desaturated. Thereafter, the trigger signals are set as s1 = 0
and s2 = 1 and the IGBT is completely turned off (t>t6).
It should be mentioned that the chosen implementation in Fig. 5.50 has the disadvantage that
the gate is ﬂoating (high impedance connection to the GDU supply voltages). Under short circuit
conditions this realization can be disadvantageous if it is not combined with an effective clamping
of the gate-emitter voltage. An alternative realization would be a GDU with three supply voltages
(e.g. VGEon1 = +15V, VGEon2 = +35V and VGEoff = −7.5 V) and a corresponding three voltage level
output stage.
5.4.3.1 Experimental veriﬁcation
Test description
The short circuit II protection scheme is tested in a buck converter, as shown in Fig. 5.45. The
short circuit is produced by triggering the upper IGBT T1 while the lower IGBT T2 is in the on-state.
The test conditions are listed in Table 5.10.
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Figure 5.50: Example of the two-stage gate-emitter voltage driving strategy.
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Table 5.10: Test conditions for the short circuit investigations of IGBTs with high vGE
Variable Description
IGBT Fuji:2MBI1400VXB-170E-50, 1400A / 1700V
V CC 50...500V
iC 1400A
T j 125 ◦C
vGE 35V
Experimental results
Experimental results are shown in Figs. 5.51 and 5.52. The collector current iC, the collector
emitter voltage vCE, the gate-emitter voltage vGE and short circuit detection signal vmeas,i-on are
shown. During the short circuit test, iC reaches 7 kA. When vGE is reduced to 15V (Fig. 5.51), iC
is reduced to 4 kA. However, iC starts to rise again because the gate is ﬂoating and, due to the
Miller effect, the gate-emitter capacitance CGE is charged, which, in turn, increases the value of
vGE. By reducing vGE to 12.5 V (Fig. 5.52), iC can be reduced to 2 kA. In that case the IGBT is
already saturated when the gate is left open (s1 = s2 = 0). Therefore, vGE and iC do not increase
in the state of the ﬂoating gate. After 2 μs the IGBT is completely turned off.
The proposed realization can be improved by a GDU with a three level output stage with three
supply voltages (e.g. VGEon1 = +15V, VGEon2 = +35V and VGEoff = −7.5 V). With this conﬁguration,
the gate would not ﬂoat and it would not be charged during a short circuit situation. However,
the investigations show that the proposed scheme of a two stage vGE turn-on transient and a
two stage turn-off transient in the case of short circuit type II is an effective method to handle
short circuit situations if the IGBTs are operated at increased turn-on gate-emitter voltages. The
required fast short circuit detection can be realized e.g. with the fast short circuit protection
method (FSCP) presented in Section 5.2.
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5.5 SUMMARY
In this chapter, four new concepts for GDU functions were presented which use the measure-
ment of the voltage across the stray inductance Lbond of the IGBT.
The ﬁrst section presents a new method for static balancing of the collector current. Experimental
results were obtained with two IGBT modules connected in parallel. The stationary imbalance of
collector currents was reduced from 25% to 5%.
The second section describes a fast short circuit protection method (FSCP) for IGBT modules.
With this, the IGBT, for instance, can be turned off in a short circuit situation in less than 1μs,
which is 10 times faster than with the standard V CE,sat detection method. Moreover, vGE can be
reduced after the detection of the short circuit. Thus, the junction temperature T j of the device
can be reduced by more than 50% compared to the standard method.
Furthermore, the new method can also distinguish a short circuit type I from type II and applies
different actions according to the type of short circuit. It is noteworthy that the new method is
simple and inexpensive to implement, which is a important advantage for industrial converters.
The third section presents a method to reduce the switching losses in an IGBT by way of an
improved gate switching proﬁle. In this method, the gate current is modiﬁed actively during
the switching transient according to the switching phases. The phases are detected with the
sensed voltage across the stray inductance. The total switching losses are reduced by about
12% compared to the conventional switching method.
The fourth section shows the operation of an IGBT with an increased turn-on gate-emitter volt-
age VGEon (VGEon > 15V). The on-state losses can be reduced by 18% if VGEon = 35V and by
21.5% if VGEon = 60V, compared to the on-state losses if VGEon = 15V. The total switching losses
are reduced by 9% if VGEon = 35V compared to VGEon = 15V, assuming similar diC/dt in both
situations.
Additionally, the scheme has been tested during short circuit situations, where the IGBT is turned
off in two steps after the detection of the failure, providing for safe operation of the device. All
these new concepts have been implemented with simple and inexpensive electronic circuitry,
which is an important advantage for possible industrial implementations.
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6 CONCLUSIONS
In this work new concepts for gate drive units (GDUs) for IGBTs and RC-IGBTs were presented.
They were designed and implemented with simple and inexpensive electronic circuitry, which is
an important advantage for possible industrial applications.
A GDU scheme with two novel methods to estimate the collector current through the IGBT
module based on the measurement of the voltage across the IGBT internal stray inductance
were presented. Assuming a prior calibration, these methods are independent of the value of
the IGBT parameters such as stray inductance, gate resistances, gate-emitter threshold voltage
and tolerances of electronic components. The calibration process and the estimation of the
collector current were implemented in an FPGA algorithm. The experimental results show a
current estimation error lower than 8% for collector currents higher than 150A for the (650A /
1700V) IGBT module under consideration.
A scheme to statically balance the collector currents of parallel connected IGBTs was derived,
designed and implemented in another GDU concept. The current balancing is achieved by active
variation of the gate-emitter voltage according to the estimated collector current value. The exper-
imental results of the proposed scheme showed a fast reduction of the static current imbalance
from 25% to 5%.
A new fast short circuit protection method (FSCP) for IGBT modules was derived, designed and
implemented in another GDU. This concept allows different turn-off procedures of the IGBT
after the detection of the short circuit, according to the type of short circuit (short circuit type I
and type II). The experimental results showed that the considered IGBT could be turned off in
less than 1 μs, which means 10 times faster than with the standard V CE,sat detection method.
Furthermore, by reducing the gate-emitter voltage vGE, the collector current was reduced during
the short circuit. As a consequence the rise of the IGBT junction temperature T j was decreased
by more than 50%. This method enables a simple and inexpensive implementation, which is an
important advantage for a possible industrial implementation.
Another scheme implemented in a GDU features an improved gate switching proﬁle of the IGBT
in order to reduce the switching losses. In this method, the gate current is actively modiﬁed
during the switching transients according to the switching phases. These phases are detected
with the sensed voltage across the stray inductance. The experimental results showed that the
switching losses can be reduced by 25% compared to the standard switching method for the
(1400A / 1700V) IGBT module being considered.
In order to reduce the conduction losses, a GDU with an increased turn-on gate-emitter voltage
(VGEon > 20V) were investigated. The on-state losses are reduced by 18% if VGEon = 35V and by
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21.5% if VGEon = 60V, compared to the on-state losses if VGEon = 15V. The total switching losses
W TOT = WON + WOFF + WOFF,D, were reduced by 9% if VGEon = 35V compared to the total
switching losses W TOT if VGEon = 15V, assuming similar diC/dt in both situations. Besides, the
scheme was tested during short circuit situations of the IGBT. An increase of vGE also increases
the collector current iC during a short circuit. In the new concept the short circuit is rapidly
detected with the FSCP method and the gate-emitter voltage vGE is reduced e.g. to 15V or
12V in a ﬁrst step until the IGBT is desaturated and then the IGBT is turned off, providing safe
operation of the semiconductor device.
The switching behaviour of a new (200A / 1200V) reverse conducting IGBT (RC-IGBT) was in-
vestigated. Moreover, a new trigger pulse pattern to drive the RC-IGBT was derived, designed
and implemented. The experimental results showed that the switching losses were reduced by
35% in the IGBT and by 60% in the RC-IGBT compared to the switching losses when a RC-IGBT
without gate control in diode mode is used. Compared with a standard diode, the investigated
RC-IGBT had 20% lower turn-off losses, which also reduces the turn-on losses of an IGBT by
25%.
The proposed gate pulse pattern can be automatically adapted to the RC-IGBT parameters by a
simple double pulse test, implemented in an FPGA. The algorithm modiﬁes the pulse pattern
according to the variation of the reverse recovery current, which is estimated with the sensed
voltage across the RC-IGBT stray inductance. Furthermore, the proposed pulse pattern scheme
also includes a strategy to avoid possible short circuits.
A three phase 2L-VSC converter with RC-IGBTs was simulated, where RC-IGBTs were used in-
stead of diodes. The results showed a reduction of 3.2% of the total losses for a power factor
of 1. The RC-IGBT showed a good performance and it could be an interesting alternative to a
IGBT-diode conﬁguration. However, this semiconductor device requires additional expense for
the GDU (hardware and software) to generate the derived pulse pattern.
All these new GDU concepts have been implemented with simple and inexpensive electronic
circuitry, which is an important feature for a possible industrial implementations. During the
completion of this dissertation work, two papers [1, 2] were published and three patents [3–5]
were ﬁled.
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